| Optimization strategies for a java virtual machine interpreter on the cell broadband engine |
| Full text |
Pdf
(467 KB)
|
Source
|
Conference On Computing Frontiers
archive
Proceedings of the 5th conference on Computing frontiers
table of contents
Ischia, Italy
SESSION: Compilation
table of contents
Pages 189-198
Year of Publication: 2008
ISBN:978-1-60558-077-7
|
|
Authors
|
|
Kevin Williams
|
Trinity College Dublin, Dublin, Ireland
|
|
Albert Noll
|
ETH Zurich, Zurich, Switzerland
|
|
Andreas Gal
|
University of California, Irvine, Irvine, CA, USA
|
|
David Gregg
|
Trinity College Dublin, Dublin, Ireland
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 9, Downloads (12 Months): 113, Citation Count: 0
|
|
|
ABSTRACT
Virtual machines (VMs) such as the Java VM are a popular format for running architecture-neutral code in a managed runtime. Such VMs are typically implemented using a combination of interpretation and just-in-time compilation (JIT). A significant challenge for the portability of VM code is the growing popularity of multi-core architectures with specialized processing cores aimed at computation-intensive applications such as media processing. Such cores differ greatly in architectural design compared to traditional desktop processors. One such processing core is the Cell Broadband Engine's (Cell BE) Synergistic Processing Element (SPE). An SPE is a light weight VLIW processor core with a SIMD vector instruction set. In this paper we investigate some popular interpreter optimizations and introduce new optimizations exploiting the special hardware properties offered by the Cell BE's SPE
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
| |
2
|
B. Brock and M. Exerman. Cache Latencies of the PowerPC MPC7451. Freescale Semiconductor Application Note, AN2180, 2006
|
 |
3
|
|
| |
4
|
Alexandre E. Eichenberger , Kathryn O'Brien , Kevin O'Brien , Peng Wu , Tong Chen , Peter H. Oden , Daniel A. Prener , Janice C. Shepherd , Byoungro So , Zehra Sura , Amy Wang , Tao Zhang , Peng Zhao , Michael Gschwind, Optimizing Compiler for the CELL Processor, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.161-172, September 17-21, 2005
[doi> 10.1109/PACT.2005.33]
|
 |
5
|
|
| |
6
|
|
| |
7
|
IBM. Cell Broadband Engine Programming Handbook, 4 2007.
|
| |
8
|
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
|
 |
9
|
|
| |
10
|
|
| |
11
|
A. Noll, A. Gal, and M. Franz. CellVM: A Homogeneous Virtual Machine Runtime System for a Heterogeneous Single-Chip Multiprocessor, 2006.
|
 |
12
|
|
| |
13
|
|
 |
14
|
Samuel Williams , John Shalf , Leonid Oliker , Shoaib Kamil , Parry Husbands , Katherine Yelick, The potential of the cell processor for scientific computing, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy
[doi> 10.1145/1128022.1128027]
|
|