Fast bus waveform estimation at the presence of coupling noise

ABSTRACT

With the technology scaling and shrinking feature sizes, coupling noise has become one of the most critical concerns in today's interconnect-centric design, especially for long global buses. A very common consequence of coupling is that the output signal waveform becomes non-monotonic. Traditionally, only through circuit simulation can the output waveform can be precisely acquired. However, this method suffers from low efficiency especially for today's super scale circuits. This paper proposes a fast algorithm to accurately estimate the output waveform for buses at the presence of coupling noise. Experimental results show that only a little more than 2% mean error is induced while, on average, the running time of the proposed algorithm is 23 times faster than HSPICE simulation.

REFERENCES

• 1: Andrew B. Kahng , Sudhakar Muddu , Egino Sarto, On switch factor based analysis of coupled RC interconnects, Proceedings of the 37th conference on Design automation, p.79-84, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337318]
• 2: Anirudh Devgan, Efficient coupled noise estimation for on-chip interconnects, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.147-151, November 09-13, 1997, San Jose, California, United States
• 3: Pinhong Chen , Desmond A. Kirkpatrick , Kurt Keutzer, Miller factor for gate-level coupling delay calculation, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 4: Shabbir Batterywala , Narendra Shenoy, A Method to Estimate Slew and Delay in Coupled Digital Circuits, Proceedings of the 16th International Conference on VLSI Design, p.411, January 04-08, 2003
• 5: M. Ghoneima, Yehea Ismail, "Accurate Decoupling of Capacitively Coupled Buses" International Symposium on Circuit and Systems(ISCAS), 2006.
• 6: Jason Cong , David Zhigang Pan , Prasanna V. Srinivas, Improved crosstalk modeling for noise constrained interconnect optimization, Proceedings of the 2001 conference on Asia South Pacific design automation, p.373-378, January 2001, Yokohama, Japan [doi>10.1145/370155.370414]
• 7: P. R. O?Brien and T. L. Savarino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation," Proceedings of IEEE International Conference on Computer-Aided Design, November 1989
• 8: Florentin Dartu , Noel Menezes , Jessica Qian , Lawrence T. Pillage, A gate-delay model for high-speed CMOS circuits, Proceedings of the 31st annual conference on Design automation, p.576-580, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196562]
• 9: Andrew B. Kahng , Sudhakar Muddu, Efficient Gate Delay Modeling for Large Interconnect Loads, Proceedings of the 1996 IEEE Multi-Chip Module Conference (MCMC '96), p.202, February 06-07, 1996
• 10: J. Qian, S. Pullela, and L. Pillage, "Modeling the "Effective Capacitance" for the RC Interconnect of CMOS Gates" IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol.13, Dec.1994, pp.1526--1535
• 11: Noise Model for Multiple Segmented Coupled RC Interconnects, Proceedings of the 2nd International Symposium on Quality Electronic Design, p.145, March 26-28, 2001

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.m Miscellaneous

General Terms:
Design, Theory

Keywords:
coupling noise, global interconnect