HyMacs: hybrid memory access optimization based on custom-instruction scheduling

ABSTRACT

This paper presents an efficient hybrid memory access optimization system called HyMacs, which integrates the hardware and software optimization strategies in the embedded system design. First, HyMacs features a pre-configuration stage which is equipped with a memory configuration algorithm to satisfy area constraints. Then a custom instruction generation process is integrated in the system via a seed-growth algorithm under the intelligent guide functions. The custom instruction benefits to the reduction of the whole memory access latency and thus relieves the burden of system through hardware mode. Finally, a data-dependency-driven scheduling algorithm is also integrated to compress the whole latency through access mode conversion. We have tested the system on a set of commonly used benchmarks, and compared the results with the previous memory access system MACCESS-opt proposed in DAC'05. The experimental results indicate 20% enhancement obtained for the total memory access latency reduction compared with MACCESS-opt, where the custom instruction generation and scheduling contribute about 15% and 5% respectively.

REFERENCES

• 1: P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001 [doi>10.1145/375977.375978]
• 2: Betty Prince. "High Performance Memories, New Architecture DRAMs and SRAMs Evolution and Function," West Sussex, U.K.: Wiley, 1996.
• 3: Jungeun Kim , Taewhan Kim, Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065611]
• 4: T. Kim, J. Kim. "Integration of Code Scheduling, Memory Allocation, and Array Binding for Memory Access Optimization," IEEE Trans. CAD, vol. 26, no. 1, pp. 142--151, Jan. 2007.
• 5: Y. Choi, et al. "Memory layout techniques for variables utilizing efficient DRAM access modes," IEEE Trans. CAD, vol. 24, no. 2, pp. 278--287, Feb. 2005.
• 6: Manoj Kumar Jain , M. Balakrishnan , Anshul Kumar, ASIP Design Methodologies: Survey and Issues, Proceedings of the The 14th International Conference on VLSI Design (VLSID '01), p.76, January 03-07, 2001
• 7: Partha Biswas , Vinay Choudhary , Kubilay Atasu , Laura Pozzi , Paolo Ienne , Nikil Dutt, Introduction of local memory elements in instruction set extensions, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996765]
• 8: Robert Dimond , Oskar Mencer , Wayne Luk, Automating processor customisation: optimised memory access and resource sharing, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 9: Tensilica Inc.: http://www.tensilica.com/
• 10: W. H. Press, et al. "Numerical Recipes in C." U.K: Cambridge University press, 1992.

INDEX TERMS

Primary Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING
        D.2.10 Design**

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Algorithms, Design, Experimentation

Keywords:
asip, cad algorithm, hardware/software co-design