Considering possible opens in non-tree topology wire delay calculation

ABSTRACT

Non-tree routing experiences an increasing interest as technology scales into the nanometer range. Via and wire opens have become the main yield detractors considering random spot defects due to the additive manufacturing process of copper wires. Wiring networks containing loops offer some robustness against open defects which increases functional yield. State-of-the-art delay calculation enables the treatment of loops but does not provide an adequate solution for timing analysis in the presence of an open. If the delay in the presence of an open is not properly analyzed, a functional fail will be masked and replaced by a parametric fail which is only detectable applying delay testing. In this paper we present a new method to rapidly calculate the maximum delay if an open occurs in the net. For topologies consisting of non-adjacent loops we provide proof that the worst delay considering the Elmore delay metric can be found in 2N+1 delay calculations, whereas N is the number of loops in the net.

REFERENCES

• 1: José Pineda de Gyvez, Yield modeling and BEOL fundamentals, Proceedings of the 2001 international workshop on System-level interconnect prediction, p.135-163, March 31-April 01, 2001, Sonoma, California, United States [doi>10.1145/368640.368821]
• 2: A. K. Stamper, et.al. Sub-0.25-micron interconnection scaling: Damascene copper versus subtractive aluminum. In Proc. of the IEEE/SEMI ASMC, pages 337---346, May 1998.
• 3: Andrew B. Kahng , Bao Liu , Ion I. Mǎandoiu, Non-tree routing for reliability and yield improvement, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.260-266, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774611]
• 4: D. K. de Vries , P. L. C. Simon, Calibration of Open Interconnect Yield Models, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.26, November 03-05, 2003
• 5: Jeanne Bickford , Jason Hibbeler , Markus Buhler , Jurgen Koehl , Dirk Muller3 , Sven Peyer , Christian Schulte, Yield Improvement by Local Wiring Redundancy, Proceedings of the 7th International Symposium on Quality Electronic Design, p.473-478, March 27-29, 2006 [doi>10.1109/ISQED.2006.148]
• 6: Philipp V. Panitz , Markus Olbrich , Erich Barke , Jürgen Koehl, Robust wiring networks for DfY considering timing constraints, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy [doi>10.1145/1228784.1228800]
• 7: C. J. Alpert, et.al . Closed-form delay and slew metrics made easy. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(12):1661---1669, December 2004.
• 8: Z. Li, Y. Zhou, and W. Shi. Wire sizing for non--tree topology. IEEE Trans. on CAD of Integrated Circuits and Systems, 26(5):872---880, May 2007.
• 9: M. Celik, L. Pileggi, and A. Odabasioglu. IC Interconnect Analysis. Kluwer Academic Publishers, 2002.
• 10: A. B. Kahng and G. Robins. On Optimal Interconnects for VLSI. Kluwer Academic Publishers, 1995.
• 11: B. A. McCoy and G. Robins. Non-tree routing. IEEE Trans. on CAD of Integrated Circuits and Systems, 14(6), June 1995.
• 12: W. C. Elmore. The transient analysis of damped linear networks with particular regard to wideband amplifiers. Journal on Applied Physics, 19(1), 1948.
• 13: P. K. Chan and K. Karplus. Computing signal delay in general rc networks by tree/link partitioning. IEEE Trans. on CAD of Integrated Circuits and Systems, 9(8):898--902, August 1990.
• 14: L. T. Pillage and R. A. Rohrer. Asymptotic waveform evaluation for timing analysis. IEEE Trans. on CAD of Integrated Circuits and Systems, 9(4):352---366, April 1990.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Algorithms, Performance, Reliability

Keywords:
delay analysis, non-tree topologies, static timing analysis, yield