ACM Home Page
Please provide us with feedback. Feedback
A general framework for improving query processing performance on multi-level memory hierarchies
Full text PdfPdf (321 KB)
Source Data Management On New Hardware archive
Proceedings of the 3rd international workshop on Data management on new hardware table of contents
Beijing, China
SESSION: Multi-core, multi-threading, and deep memory hierarchies table of contents
Article No. 3  
Year of Publication: 2007
ISBN:978-1-59593-772-8
Authors
Bingsheng He  Hong Kong Univ. of Science and Technology
Yinan Li  Peking University
Qiong Luo  Hong Kong Univ. of Science and Technology
Dongqing Yang  Peking University
Sponsor
SIGMOD: ACM Special Interest Group on Management of Data
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 10,   Downloads (12 Months): 50,   Citation Count: 0
Additional Information:

abstract   references   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1363189.1363193
What is a DOI?

ABSTRACT

We propose a general framework for improving the query processing performance on multi-level memory hierarchies. Our motivation is that (1) the memory hierarchy is an important performance factor for query processing, (2) both the memory hierarchy and database systems are becoming increasingly complex and diverse, and (3) increasing the amount of tuning does not always improve the performance. Therefore, we categorize multiple levels of memory performance tuning and quantify their performance impacts. As a case study, we use this framework to improve the in-memory performance of storage models, B+-trees, nested-loop joins and hash joins. Our empirical evaluation verifies the usefulness of the proposed framework.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
 
4
AMD Corp. Software Optimization Guide for AMD64 Processors, 2005.
 
5
 
6
7
 
8
R. Berrendorf, H. Ziegler, and B. Mohr. PCL: Performance Counter Library. http://www.fz-juelich.de/zam/PCL/, 2002.
9
 
10
 
11
 
12
G. S. Brodal, R. Fagerberg, and K. Vinther. Engineering a cache-oblivious sorting algorith. In ALENEX/ANALC, pages 4--17, 2004.
 
13
 
14
15
16
17
 
18
 
19
 
20
 
21
N. Hardavellas, I. Pandis, R. Johnson, N. Mancheril, S. Harizopoulos, A. Ailamaki, and B. Falsafi. Database servers on chip multiprocessors: Limitations and opportunities. In CIDR '07: Proceedings of the Third International Conference on Innovative Data Systems Research, Asilomar, CA, USA, 2007.
22
23
24
 
25
B. He and Q. Luo. Cache-oblivious query processing. In CIDR '07: Proceedings of the Third International Conference on Innovative Data Systems Research, Asilomar, CA, USA, 2007.
 
26
Intel Corp. Intel(R) Itanium(R) 2 Processor Reference Manual for Software Development and Optimization, 2004.
27
 
28
 
29
30
 
31
 
32
Sun Corp. UltraSPARC (R) III Cu Users Manual, 1997.
 
33
Collaborative Colleagues:
Bingsheng He: colleagues
Yinan Li: colleagues
Qiong Luo: colleagues
Dongqing Yang: colleagues