Simulink based hardware-software codesign flow for heterogeneous MPSoC

ABSTRACT

SystemC based design methodology has been widely adopted for heterogeneous multiprocessor System on Chip (MPSoC) design. However, SystemC is hardware-oriented language and it is not the standard language used by designers to specify complex applications at algorithm level. On the other hand, Simulink is a popular choice for algorithm designer to specify complex system, but there are few design tools to implement Simulink models on MPSoC.

To deal with the increasing complexity of embedded applications and MPSoC architectures, concurrent hardware/software design and verification at different abstraction levels is an essential technique. In this paper, we present a Simulink-SystemC based multiprocessor SoC design flow that enables mixed hardware/software refinement and simulation at different abstraction levels in addition to opening new facilities like communication mapping exploration and interconnection component refinement. We applied the proposed approach for software and communication architecture refinement for three multimedia applications: MP3, Motion JPEG and H.264.

REFERENCES

• 1: H. Meyr "Application Specific Processors (ASIP): On design and implementation Efficiency", Invited talk of SASIMI 06, Nagoya, Japan
• 2: SystemC, http://www.systemc.org
• 3: Wander O.Cesário , Damien Lyonnard , Gabriela Nicolescu , Yanick Paviot , Sungjoo Yoo , Ahmed A.Jerraya , Lovic Gauthier , Mario Diaz-Nava, Multiprocessor SoC Platforms: A Component-Based Design Approach, IEEE Design & Test, v.19 n.6, p.52-63, November 2002 [doi>10.1109/MDT.2002.1047744]
• 4: Coware, http://www.coware.com
• 5: MathWorks Simulink, http://www.mathworks.com
• 6: Yves Vanderperren , Wim Dehaene, From UML/SysML to Matlab/Simulink: current state and future perspectives, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 7: Brian Etscheid, "Enabling the use of an embedded processor in a Simulink-based design flow", PhD Thesis, UC-Berkley, 2001
• 8: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 9: Pieter van der Wolf , Erwin de Kock , Tomas Henriksson , Wido Kruijtzer , Gerben Essink, Design and programming of embedded multiprocessors: an interface-centric approach, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016771]
• 10: Y. Takagi, S. Honda, H. Tomiyama, H. Takada "Communication interfaces for System Level Design", Proceeding of SASIMI 2006, April 3--4, Nagoya, Japan, 21--28
• 11: Ahmed A. Jerraya , Aimen Bouchhima , Frédéric Pétrot, Programming models and HW-SW interfaces abstraction for multi-processor SoC, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146981]
• 12: Katalin Popovici , Xavier Guerin , Frederic Rousseau , Pier Stanislao Paolucci , Ahmed Jerraya, Efficient Software Development Platforms for Multimedia Applications at Different Abstraction Levels, Proceedings of the 18th IEEE/IFIP International Workshop on Rapid System Prototyping, p.113-122, May 28-30, 2007 [doi>10.1109/RSP.2007.21]
• 13: James A. Rowson, Hardware/software co-simulation, Proceedings of the 31st annual conference on Design automation, p.439-440, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196458]
• 14: Luc Séméria , Abhijit Ghosh, Methodology for hardware/software co-verification in C/C++ (short paper), Proceedings of the 2000 conference on Asia South Pacific design automation, p.405-408, January 2000, Yokohama, Japan [doi>10.1145/368434.368712]
• 15: MPI, http:/www-unix.mcs.anl.gov/mpi
• 16: E. A. de Kock , W. J. M. Smits , P. van der Wolf , J.-Y. Brunel , W. M. Kruijtzer , P. Lieverse , K. A. Vissers , G. Essink, YAPI: application modeling for signal processing systems, Proceedings of the 37th conference on Design automation, p.402-405, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337511]
• 17: Sang-Il Han , Xavier Guerin , Soo-Ik Chae , Ahmed A. Jerraya, Buffer memory optimization for video codec application modeled in Simulink, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147084]
• 18: G. Nicolescu, "Specification et validation des systemes heterogenes embarques", PhD Thesis, TIMA Laboratory, 2002
• 19: Pier S. Paolucci , Ahmed A. Jerraya , Rainer Leupers , Lothar Thiele , Piero Vicini, SHAPES:: a tiled scalable software hardware architecture platform for embedded systems, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176297]
• 20: Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004 [doi>10.1016/j.vlsi.2004.03.003]
• 21: Christopher J. Glass , Lionel M. Ni, The turn model for adaptive routing, Proceedings of the 19th annual international symposium on Computer architecture, p.278-287, May 19-21, 1992, Queensland, Australia

INDEX TERMS

Keywords:
abstraction levels, hardware-software gradual refinement, multimedia applications