ACM Home Page
Please provide us with feedback. Feedback
Extracting coarse-grain parallelism in general-purpose programs
Full text PdfPdf (127 KB)
Source
Principles and Practice of Parallel Programming archive
Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming table of contents
Salt Lake City, UT, USA
POSTER SESSION: Poster session table of contents
Pages 281-282  
Year of Publication: 2008
ISBN:978-1-59593-795-7
Authors
Sean Rul  Ghent University, Ghent, Belgium
Hans Vandierendonck  Ghent University, Ghent, Belgium
Koen De Bosschere  Ghent University, Ghent, Belgium
Sponsors
SIGPLAN: ACM Special Interest Group on Programming Languages
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 9,   Downloads (12 Months): 74,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1345206.1345256
What is a DOI?

ABSTRACT

While the chip multiprocessor (CMP) has quickly become the predominant processor architecture, its continuing success largely depends on the parallelizability of complex programs. In the early 1990s great successes were obtained to extract parallelism from the inner loops of scientific computations. In this paper we show that significant amounts of coarse-grain parallelism exists in the outer program loops, even in general-purpose programs. This coarse-grain parallelism can be exploited efficiently on CMPs without additional hardware support.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Sean Rul, Hans Vandierendonck, and Koen De Bosschere. Function level parallelism lead by data dependencies. In dasCMP: Workshop on Design, Architecture and Simulation of Chip Multi-Processors, 2006.


Collaborative Colleagues:
Sean Rul: colleagues
Hans Vandierendonck: colleagues
Koen De Bosschere: colleagues