A-Ports: an efficient abstraction for cycle-accurate performance models on FPGAs

ABSTRACT

Recently there has been interest in using FPGAs as a platform for cycle-accurate performance models. We discuss how the properties of FPGAs make them a good platform to achieve a performance improvement over software models. Some metrics are developed to gain insight into the strengths and weaknesses of different simulation methodologies. This paper introduces A-Ports, a distributed, efficient simulation scheme for creating cycle-accurate performance models on FPGAs. Finally, we quantitatively demonstrate an average performance improvement of 19% using A-Ports over other FPGA-based simulation schemes

REFERENCES

• 1: Arvind, K. Asanovic, D. Chiou, J.C. Hoe, C. Kozyrakis, S.L. Lu, M. Oskin, D. Patterson, J. Rabaey, and J. Wawrzynek. RAMP: Research Accelerator for Multiple Processors -- A Community Vision for a Shared Experimental Parallel HW/SW Platform. Technical Report.
• 2: K.C. Barr, R. Matas-Navarro, C. Weaver, T. Juan, and J. Emer. Simulating a Chip Multiprocessor with a Symmetric Multiprocessor. In Boston Area Archictecture Workshop (BARC), January 2005.
• 3: Bluespec, Inc. Bluespec Language Reference Manual.
• 4: R. Bryant. Simulation on a Distributed System. In Proceedings of the First International Conference on Distributed Systems, July 1979.
• 5: L.P. Carloni, K.L. McMillan, and A.L. Sangiovanni-Vincentelli. Theory of Latency-Insensitive Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, September 2001.
• 6: K. M. Chandy , J. Misra, Asynchronous distributed simulation via a sequence of parallel computations, Communications of the ACM, v.24 n.4, p.198-206, April 1981 [doi>10.1145/358598.358613]
• 7: Derek Chiou , Dam Sunwoo , Joonsoo Kim , Nikhil Patil , William H. Reinhart , D. Eric Johnson , Zheng Xu, The FAST methodology for high-speed SoC/computer simulation, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 8: Derek Chiou , Dam Sunwoo , Joonsoo Kim , Nikhil A. Patil , William Reinhart , Darrel Eric Johnson , Jebediah Keefe , Hari Angepat, FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.249-261, December 01-05, 2007 [doi>10.1109/MICRO.2007.16]
• 9: N. Dave, M. Pellauer, J. Emer, and Arvind. Implementing a Functional/Timing Partitioned Microprocessor Simulator with an FPGA. In the Proceedings of the Second Workshop on Architecture Research using FPGA Platforms (WARFP), February 2006.
• 10: Joel Emer , Pritpal Ahuja , Eric Borch , Artur Klauser , Chi-Keung Luk , Srilatha Manne , Shubhendu S. Mukherjee , Harish Patil , Steven Wallace , Nathan Binkert , Roger Espasa , Toni Juan, Asim: A Performance Model Framework, Computer, v.35 n.2, p.68-76, February 2002 [doi>10.1109/2.982918]
• 11: D. Dalton, V. Bessler, J. Griffiths, A. McCarthy, A. Vadher, R. O'Kane, R. Quigley and D. O'Connor. APPLES: A Full Gate-Timing FPGA-Based Hardware Simulator. Field-Programmable Logic and Applications, September 2003.
• 12: G. Gibeling, A. Schultz, and K. Asanovic. The RAMP Architecture & Description Language. Technical Report.
• 13: Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987 [doi>10.1109/TC.1987.5009446]
• 14: OSCI. SystemC Language Reference Manual version 2.1.
• 15: M. Pellauer, M. Vijayaraghavan, M. Adler, Arvind, and J. Emer. Quick Performance Models Quickly: Timing-Directed Simulation on FPGAs. To appear in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2008.
• 16: D.A. Penry, D. Fay, D. Hodgdon, R. Wells, G. Schelle, D.I. August and D. Connors. Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors. In Proceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA), February 2006.
• 17: Gregory F. Pfister, The Yorktown Simulation Engine: Introduction, Proceedings of the 19th conference on Design automation, p.51-54, January 1982
• 18: Joydeep Ray , James C. Hoe, High-level modeling and FPGA prototyping of microprocessors, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611833]
• 19: John Wawrzynek , David Patterson , Mark Oskin , Shih-Lien Lu , Christoforos Kozyrakis , James C. Hoe , Derek Chiou , Krste Asanovic, RAMP: Research Accelerator for Multiple Processors, IEEE Micro, v.27 n.2, p.46-57, March 2007 [doi>10.1109/MM.2007.39]
• 20: Roland E. Wunderlich , James C. Hoe, In-System FPGA Prototyping of an Itanium Microarchitecture, Proceedings of the IEEE International Conference on Computer Design, p.288-294, October 11-13, 2004

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques

General Terms:
Design, Measurement, Performance

Keywords:
FPGA, emulation, performance models, prototyping, simulation