A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications

ABSTRACT

We present an architecture for a synthesizable datapath-oriented FPGA core that can be used to provide post-fabrication flexibility to an SoC. Our architecture is optimized for bus-based operations and employs a directional routing architecture, which allows it to be synthesized using standard ASIC design tools and flows. The primary motivation for this architecture is to provide an efficient mechanism to support on-chip debugging. The fabric can also be used to implement other datapath-oriented circuits such as those needed in signal processing and computation-intensive applications. We evaluate our architecture using a set of benchmark circuits and compare it to previous fabrics in terms of area, speed, and power.

REFERENCES

• 1: Miron Abramovici , Paul Bradley , Kumar Dwarakanath , Peter Levin , Gerard Memmi , Dave Miller, A reconfigurable design-for-debug infrastructure for SoCs, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146916]
• 2: Miron Abramovici , Charles Stroud , Marty Emmert, Using embedded FPGAs for SoC yield improvement, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514099]
• 3: Deming Chen , Jason Cong , Milos D. Ercegovac , Zhijun Huang, Performance-driven mapping for CPLD architectures, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.39-47, February 2001, Monterey, California, United States [doi>10.1145/360276.360296]
• 4: Cherepacha, D. and Lewis, D. 1996. DP-FPGA: An FPGA architecture optimized for datapaths. In Proceedings of the International Conference on VLSI Design. 329--343.
• 5: Katherine Compton , Scott Hauck, Automatic Design of Area-Efficient Configurable ASIC Cores, IEEE Transactions on Computers, v.56 n.5, p.662-672, May 2007 [doi>10.1109/TC.2007.1035]
• 6: Darren C. Cronquist , Chris Fisher , Miguel Figueroa , Paul Franklin , Carl Ebeling, Architecture Design of Reconfigurable Pipelined Datapaths, Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI, p.23, March 21-24, 1999
• 7: Fletcher, J. 1982. An arithmetic checksum for serial transmissions. IEEE Trans. Commun. COM-30, 1 (Jan), 247--252.
• 8: Seth Copen Goldstein , Herman Schmit , Mihai Budiu , Srihari Cadambi , Matt Moe , R. Reed Taylor, PipeRench: A Reconfigurable Architecture and Compiler, Computer, v.33 n.4, p.70-77, April 2000 [doi>10.1109/2.839324]
• 9: Scott Hauck , Thomas W. Fry , Matthew M. Hosler , Jeffrey P. Kao, The chimaera reconfigurable functional unit, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.206-217, February 2004 [doi>10.1109/TVLSI.2003.821545]
• 10: C. H. Ho , P. H. W. Leong , W. Luk , S. J. E. Wilton , S. Lopez-Buedo, Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.35-44, April 24-26, 2006 [doi>10.1109/FCCM.2006.71]
• 11: Holland, M. and Hauck, S. 2007. Automatic creation of domain-specific reconfigurable CPLD for SoC. IEEE Trans. Comput.-Aid. Des. Integrat. Circ. Syst. 26, 2 (Feb), 291--295.
• 12: Kuon, I. and Rose, J. 2007. Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 26, 2 (Feb), 203--215.
• 13: Katarzyna Leijten-Nowak , Jef L. van Meerbergen, An FPGA architecture with enhanced datapath functionality, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611846]
• 14: Alan Marshall , Tony Stansfield , Igor Kostarnov , Jean Vuillemin , Brad Hutchings, A reconfigurable arithmetic array for multimedia applications, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.135-143, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296444]
• 15: Alfred J. Menezes , Scott A. Vanstone , Paul C. Van Oorschot, Handbook of Applied Cryptography, CRC Press, Inc., Boca Raton, FL, 1996
• 16: Anastase Nakassis, Fletcher's error detection algorithm: how to implement it efficiently and how toavoid the most common pitfalls, ACM SIGCOMM Computer Communication Review, v.18 n.5, p.63-88, October 1988 [doi>10.1145/53644.53648]
• 17: Ketan Padalia , Ryan Fung , Mark Bourgeault , Aaron Egier , Jonathan Rose, Automatic transistor and physical design of FPGA tiles from an architectural specification, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611842]
• 18: Quinton, B. and Wilton, S. 2005. Post-silicon debug using programmable logic cores. In Proceedings of the International Conference on Field-Programmable Technology. 241--247.
• 19: Smruti Sarangi , Satish Narayanasamy , Bruce Carneal , Abhishek Tiwari , Brad Calder , Josep Torrellas, Patching Processor Design Errors with Programmable Hardware, IEEE Micro, v.27 n.1, p.12-25, January 2007 [doi>10.1109/MM.2007.19]
• 20: Smruti R. Sarangi , Abhishek Tiwari , Josep Torrellas, Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.26-37, December 09-13, 2006 [doi>10.1109/MICRO.2006.41]
• 21: Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000 [doi>10.1109/12.859540]
• 22: Ilya Wagner , Valeria Bertacco , Todd Austin, Shielding against design flaws with field repairable control logic, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146998]
• 23: Steve J. E. Wilton , C. H. Ho , Philip H. W. Leong , Wayne Luk , Brad Quinton, A synthesizable datapath-oriented embedded FPGA fabric, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA [doi>10.1145/1216919.1216924]
• 24: Wilton, S., Kafafi, N., Wu, J., Bozman, K., Aken'Ova, V., and Saleh, R. 2005. Design considerations for soft embedded programmable logic cores. IEEE J. Solid-State Circ. 40, 2 (Feb.), 485--497.
• 25: Yan, A. and Wilton, S. 2006. Product-term based synthesizable embedded programmable logic cores. IEEE Trans. VLSI 14, 5 (May), 474--488.
• 26: Andy Ye , Jonathan Rose, Using bus-based connections to improve field-programmable gate array density for implementing datapath circuits, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046194]
• 27: Ye, A., Rose, J., and Lewis, D. 2003. Architecture of datapath-oriented coarse-grain logic and routing for FPGAs. In Proceedings of the IEEE Custom Integrated Circuits Conference. IEEE Computer Society Press, Los Alamitos, CA, 61--64.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Gate arrays

General Terms:
Design, Verification

Keywords:
Field programmable gate array, integrated circuit, silicon debug, system-on-chip