Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs

ABSTRACT

Decoupling capacitors are widely used to reduce power supply noise. On-chip decoupling capacitors have traditionally been allocated into the white space available on the die based on an unsystematic or ad hoc approach. In this way, large decoupling capacitors are often placed at a significant distance from the current load, compromising the signal integrity of the system. This issue of power delivery cannot be alleviated by simply increasing the size of the on-chip decoupling capacitors. To be effective, the on-chip decoupling capacitors should be placed physically close to the current loads. The area occupied by the on-chip decoupling capacitor, however, is directly proportional to the magnitude of the capacitor. The minimum impedance between the on-chip decoupling capacitor and the current load is therefore fundamentally affected by the magnitude of the capacitor.

A distributed on-chip decoupling capacitor network is proposed in this paper. A system of distributed on-chip decoupling capacitors is shown to provide an efficient solution for providing the required on-chip decoupling capacitance under existing technology constraints. In a system of distributed on-chip decoupling capacitors, each capacitor is sized based on the parasitic impedance of the power distribution grid. Various tradeoffs in a system of distributed on-chip decoupling capacitors are also discussed. Related simulation results for typical values of on-chip parasitic resistance are also presented. An analytic solution is shown to provide accurate distributed system. The worst case error is 0.003% as compared to SPICE. Techniques presented in this paper are applicable not only for current technologies, but also provide an efficient placement of the on-chip decoupling capacitors in future technology generations.

REFERENCES

• 1: M. Popovich, A. V. Mezhiba, and E. G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors, Springer Publishers, 2008 (in press).
• 2: M. Popovich and E. G. Friedman, "Impedance Characteristics of Decoupling Capacitors in Multi-Power Distribution Systems," Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, pp. 160--163, December 2004.
• 3: Mikhail Popovich , Eby G. Friedman, Decoupling capacitors for multi-voltage power distribution systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.3, p.217-228, March 2006 [doi>10.1109/TVLSI.2006.871756]
• 4: Andrey V. Mezhiba , Eby G. Friedman, Scaling trends of on-chip power distribution noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.386-394, April 2004 [doi>10.1109/TVLSI.2004.825834]
• 5: Mikhail Popovich , Eby G. Friedman, Noise Aware Decoupling Capacitors for Multi-Voltage Power Distribution Systems, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.334-339, March 21-23, 2005 [doi>10.1109/ISQED.2005.84]
• 6: Mikhail Popovich , Eby G. Friedman , Michael Sotman , Avinoam Kolodny , Radu M. Secareanu, Maximum effective distance of on-chip decoupling capacitors in power distribution grids, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA [doi>10.1145/1127908.1127951]
• 7: H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal Decoupling Capacitor Sizing and Placement for Standard-Cell Layout Designs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 22, No. 4, pp. 428--436, April 2003.
• 8: S. Zhao, K. Roy, and C.-K. Koh, "Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 1, pp. 81--92, January 2002.
• 9: J. Kim, et al., "Separated Role of On-Chip and On-PCB Decoupling Capacitors for Reduction of Radiated Emission on Printed Circuit Board," Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, pp. 531--536, August 2001.
• 10: T. Hubing, "Effective Strategies for Choosing and Locating Printed Circuit Board Decoupling Capacitors," Proceedings of the IEEE International Symposium on Electromagnetic Compatibility, pp. 632--637, August 2005.
• 11: L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology," IEEE Transactions on Advanced Packaging, Vol. 22, No. 3, pp. 284--291, August 1999.
• 12: M. E. Van Valkenburg, Network Analysis, Prentice-Hall, 1974.
• 13: Mathematica 5.2, Wolfram Research, Inc.

INDEX TERMS

Keywords:
decoupling capacitors, power distribution grids, power distribution systems, power noise