Combining static and dynamic defect-tolerance techniques for nanoscale memory systems

ABSTRACT

Nanoscale technology promises dramatically increased device density, but also decreased reliability. With bit error rates projected to be as high as 10%, designing a usable nanoscale memory system poses a significant challenge. In particular, we need to bootstrap a sea of unreliable bits into contiguous address ranges which are preferably as large as 4K-byte virtual memory pages. We accomplish this bootstrapping through a combination of dynamic error correction codes within 32-bit blocks and a static defect map which tracks usability of these blocks. The key insight is that statically-determined defect locations can be much more powerful than dynamically correcting for unknown locations, but that defect maps are only practical at a coarse granularity. Using a combination of BCH error correction codes and a Bloom-Filter-based defect map, we achieve a memory efficiency of 60% and 13% for 4K-byte pages at 1% and 10% bit-error rates, respectively.

REFERENCES

• 1: Burton H. Bloom, Space/time trade-offs in hash coding with allowable errors, Communications of the ACM, v.13 n.7, p.422-426, July 1970 [doi>10.1145/362686.362692]
• 2: A. DeHon, S. C. Goldstein, P. Kuekes, and P. Lincoln. Nonphotolithographic Nanoscale Memory Density Prospects. IEEE Transactions on Nanotechnology, 4:215--228, March 2005.
• 3: A. DeHon , K. K. Likharev, Hybrid CMOS/nanoelectronic digital circuits: devices, architectures, and design automation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.375-382, November 06-10, 2005, San Jose, CA
• 4: Jie Han , Jianbo Gao , Yan Qi , Pieter Jonker , Jose A. B. Fortes, Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics, IEEE Design & Test, v.22 n.4, p.328-339, July 2005 [doi>10.1109/MDT.2005.97]
• 5: Chen He , M. F. Jacome , G. de Veciana, Scalable defect mapping and configuration of memory-based nanofabrics, Proceedings of the High-Level Design Validation and Test Workshop, 2005. on Tenth IEEE International, p.11-18, November 30-December 02, 2005 [doi>10.1109/HLDVT.2005.1568807]
• 6: ITRS. International Technology Roadmap For Semiconductors - 2006 Edition. Semiconductor Industry Association, 2006.
• 7: J. Lawrence Carter and Mark N. Wegman. Universal Classes of Hash Functions. Journal of Computer and System Sciences, 18:143--154, 1978.
• 8: C. M. Jeffery, A. Basagalar, and R. J. O. Figueiredo. Dynamic Sparing and Error Correction Techniques for Fault Tolerance in Nanoscale Memory Structures. In 4th IEEE Conference on Nanotechnology, 2004.
• 9: P. J. Kuekes, W. Robinett, G. Seroussi, and R. S. Williams. Defect-Tolerant Interconnect to Nanoelectronic Circuits: Internally Redundant Demultiplexers Based on Error-Correcting Codes. Journal of Nanotechnology, 16:869--882, June 2005.
• 10: Shu Lin , Daniel J. Costello, Error Control Coding, Second Edition, Prentice-Hall, Inc., Upper Saddle River, NJ, 2004
• 11: M. Mishra and S. Goldstein. Defect Tolerance at the End of the Roadmap. In ITC, pages 1201--1211, 2003.
• 12: J. V. Neuman. Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components. Automata Series, Editors: C. Shannon and J. McCarthy, Princeton Univ. Press, pages 43--98, 1956.
• 13: Elaine Ou, Fast Error-Correcting Circuits for Fault-Tolerant Memory, Proceedings of the Records of the 2004 International Workshop on Memory Technology, Design and Testing, p.8-12, August 09-10, 2004
• 14: M. V. Ramakrishna , E. Fu , E. Bahcekapili, Efficient Hardware Hashing Functions for High Performance Computers, IEEE Transactions on Computers, v.46 n.12, p.1378-1381, December 1997 [doi>10.1109/12.641938]
• 15: J. S. Reeve , K. Amarasinghe, A parallel Viterbi decoder for block cyclic and convolution codes, Signal Processing, v.86 n.2, p.273-278, February 2006 [doi>10.1016/j.sigpro.2005.05.016]
• 16: F. Sun and T. Zhang. Two Fault Tolerance Design Approaches for Hybrid CMOS/Nanodevice Digital Memories. In IEEE International Workshop on Defect and Fault Tolerant Nanoscale Architectures (Nanoarch), 2006.
• 17: M. B. Tahoori, A mapping algorithm for defect-tolerance of reconfigurable nano-architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.668-672, November 06-10, 2005, San Jose, CA
• 18: Jőrg Vollrath , Ulf Lederer , Thomas Hladschik, Compressed Bit Fail Maps for Memory Fail Pattern Classification, Journal of Electronic Testing: Theory and Applications, v.17 n.3-4, p.291-297, June-August 2001 [doi>10.1023/A:1012271530348]
• 19: G. Wang, W. Gong, and R. Kastner. Defect-Tolerant Nanocomputing Using Bloom Filters. In ICCAD 2006, November 2006.
• 20: Emmett Witchel , Josh Cates , Krste Asanović, Mondrian memory protection, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California
• 21: M. Ziegler and M. Stan. CMOS/nano Co-Design for Crossbar-Based Molecular Electronic Systems. IEEE Transactions on Nanotechnology, 2:217--230, 2003.