Multi-layer interconnect performance corners for variation-aware timing analysis

ABSTRACT

Parasitic interconnect corner methods are known to be inaccurate. This paper explains the sources of their errors and shows that errors in excess of 22% can occur in the predicted corner delays of a multi-layer stage in the presence of process variations. It is shown that exhaustive corner search methods are infeasible in practice as they have an exponential complexity in terms of required SPICE simulations with respect to the number of layers a stage is routed through. This exponential complexity is reduced to a linear one with a new simulation-based search method with the aid of stage delay properties. The ideas behind the simulation-based methodology are shown to be expandable to an analytical-based multi-layer performance corner location methodology. The simulated best/worst case delays based on these analytical corners produce errors below 4% as compared to the exhaustive search simulation based method.

REFERENCES

• 1: Michael Orshansky , Linda Milor , Pinhong Chen , Kurt Keutzer , Chenming Hu, Impact of systematic spatial intra-chip gate length variability on performance of high-speed digital circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 2: Ying Liu , Sani R. Nassif , Lawrence T. Pileggi , Andrzej J. Strojwas, Impact of interconnect variations on the clock skew of a gigahertz microprocessor, Proceedings of the 37th conference on Design automation, p.168-171, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337365]
• 3: O. S. Nakagawa, N. Chang, S. Lin, and D. Sylvester, "Circuit impact on skew-corner analysis of stochastic process variation in global interconnect," in IITC, 1999, pp. 230--232.
• 4: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 5: S. R. Nassif, "Modeling and analysis of manufacturing variations," in Proc. of CICC, 2001, pp. 223--228.
• 6: Jianfeng Luo , Subarna Sinha , Qing Su , Jamil Kawa , Charles Chiang, An IC manufacturing yield model considering intra-die variations, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147100]
• 7: Kenta Yamada , Noriaki Oda, Statistical corner conditions of interconnect delay (corner LPE specifications), Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118465]
• 8: P. S. Zuchowski , P. A. Habitz , J. D. Hayes , J. H. Oppold, Process and environmental variation impacts on ASIC timing, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.336-342, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382597]
• 9: Frank Huebbers , Ali Dasdan , Yehea Ismail, Computation of accurate interconnect process parameter values for performance corners under process variations, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147110]
• 10: Takayuki Fukuoka , Akira Tsuchiya , Hidetoshi Onodera, Worst-case delay analysis considering the variability of transistors and interconnects, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA [doi>10.1145/1231996.1232006]
• 11: Nanoscale Integration and Modeling (NIMO) Group, "Predictive technology modeling (PTM)," http://www.eas.asu.edu/~ptm, 2006.
• 12: Nagaraj NS , Tom Bonifield , Abha Singh , Frank Cano , Usha Narasimha , Mak Kulkarni , Poras Balsara , Cyrus Cantrell, Benchmarks for Interconnect Parasitic Resistance and Capacitance, Proceedings of the 4th International Symposium on Quality Electronic Design, p.163, March 24-26, 2003
• 13: S.-C. Wong, G.-Y. Lee, and D.-J. Ma, "Modeling of interconnect capacitance, delay, and crosstalk in VLSI," IEEE Trans. on Semicon. Manuf., vol. 13, no. 1, pp. 108--111, 2000.
• 14: W. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," J. of Applied Physics, vol. 19, no. 1, pp. 55--63, 1948.
• 15: K. D. Boese, A. B. Kahng, B. A. McCoy, and G. Robins, "Fidelity and near-optimality of Elmore-based routing constructions," in Proc. of ICCD, 1993, pp. 81--84.
• 16: Jason Cong , Lei He , Cheng-Kok Koh , Patrick H. Madden, Performance optimization of VLSI interconnect layout, Integration, the VLSI Journal, v.21 n.1-2, p.1-94, Nov. 1996 [doi>10.1016/S0167-9260(96)00008-9]
• 17: Charles Alpert , Anirudh Devgan, Wire segmenting for improved buffer insertion, Proceedings of the 34th annual conference on Design automation, p.588-593, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266291]
• 18: Mahesh Ketkar , Kishore Kasamsetty , Sachin Sapatnekar, Convex delay models for transistor sizing, Proceedings of the 37th conference on Design automation, p.655-660, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337607]
• 19: P. K. Sancheti and S. S. Sapatnekar, "Interconnect design using convex optimization," in Proc. of CICC, 1994, pp. 549--552.
• 20: J. Nocedal and S. Wright, Numerical Optimization, 2nd ed. Springer, 2006.
• 21: T. Sakurai and A. R. Newton, "Alpha-power law mosfet model and its application to cmos inverter delay and other formulas," JSSC, vol. 25, no. 2, pp. 584--594, 1990.