A hybrid scheme for compacting test responses with unknown values

ABSTRACT

This paper presents a hybrid compaction scheme for test responses containing unknown values, which consists of a space compactor and an unknown-blocking Multiple Input Signature Registers (MISR). The proposed scheme guarantees no coverage loss for the modeled faults. The proposed hybrid scheme can also be tuned to observe any user-specified percentage of responses for controlling the coverage loss for un-modeled faults. The experimental results demonstrate that, in comparison with a space compactor or an unknown-blocking MISR alone, the hybrid compaction scheme achieves a lower coverage loss without demanding more test-data volume. In addition, we propose a quantitative approach to estimate the required percentage of observable responses for the proposed scheme, directly based on a test-quality metric of un-modeled faults.

REFERENCES

• 1: Nirmal R. Saxena , Edward J. McCluskey, Parallel Signature Analysis Design with Bounds on Aliasing, IEEE Transactions on Computers, v.46 n.4, p.425-438, April 1997 [doi>10.1109/12.588057]
• 2: P. Wohl, J. A. Waicukauski, S. Patel, and M. B. Amin, X-Tolerant Compression and Application of Scan-ATPG Patterns in a BIST Architecture, IEEE International Test Conference, pp.727--736, 2003.
• 3: J. Rajski, J. Tyszer, M. Kassab, and N. Mukherjee, Selective Linear Compactor of Test Responses with Unknown Values, USA pending patent application, 2002.
• 4: Vivek Chickermane , Brian Foutz , Brion Keller, Channel Masking Synthesis for Efficient On-Chip Test Compression, Proceedings of the International Test Conference on International Test Conference, p.452-461, October 26-28, 2004
• 5: M. Naruse, I. Pomeranz, S. M. Reddy, and S. Kundu, On-chip Compression of Output Responses with Unknown Values Using Lfsr Reseeding, IEEE International Test Conference, pp.1060--1068, 2003.
• 6: Irith Pomeranz , Sandip Kundu , Sudhakar M. Reddy, Masking of Unknown Output Values during Output Response Compression byUsing Comparison Units, IEEE Transactions on Computers, v.53 n.1, p.83-88, January 2004 [doi>10.1109/TC.2004.1255794]
• 7: Yuyi Tang , Hans-Joachim Wunderlich , Harald Vranken , Friedrich Hapke , Michael Wittke , Piet Engelke , Ilia Polian , Bernd Becker, X-Masking During Logic BIST and Its Impact on Defect Coverage, Proceedings of the International Test Conference on International Test Conference, p.442-451, October 26-28, 2004
• 8: B. Koenemann, LFSR-Coded Test Patterns for Scan Designs, European Test Conference, pp.237--242, 1991.
• 9: Subhasish Mitra , Kee Sup Kim, X-Compact: An Efficient Response Compaction Technique for Test Cost Reduction, Proceedings of the 2002 IEEE International Test Conference, p.311, October 07-10, 2002
• 10: Peter Wohl , Leendert Huisman, Analysis and Design of Optimal Combinational Compactors, Proceedings of the 21st IEEE VLSI Test Symposium, p.101, April 27-May 01, 2003
• 11: T. Clouqueur, K. Zarrineh, K. K. Saluja, and H. Fijiwara, Design and Analysis of Multiple Weight Linear Compactors of Responses Containing Unknown Values, IEEE International Test Conference, pp.1099--1108, 2005.
• 12: Chen Wang , Sudhakar M. Reddy , Irith Pomeranz , Janusz Rajski , Jerzy Tyszer, On Compacting Test Response Data Containing Unknown Values, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.855, November 09-13, 2003 [doi>10.1109/ICCAD.2003.105]
• 13: J. Rajski, C. Wang, and S. M. Reddy, Convolutional Compaction Of Test Responses, IEEE International Test Conference, pp. 745--754, 2003.
• 14: M. Arai, S. Fukumoto, and K. Iwasaki, Analysis of Error-Masking and X-Masking Probabilities for Convolutional Compactors, IEEE International Test Conference, paper 24.1, 2005.
• 15: Mango C.-T. Chao , Kwang-Ting Cheng , Seongmoon Wang , Srimat Chakradhar , Wen-Long Wei, Unknown-tolerance analysis and test-quality control for test response compaction using space compactors, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147183]
• 16: B. Benware, C. Schuermyer, N. Tamarapalli, K. Tsai, S. Ranganathan, R. Madge, J. Rajski, and P. Krishnamurthy, Impact of Multiple-Detect Test Patterns on Product Quality, IEEE International Test Conference, pp.1031--1040, 2003.
• 17: Seongmoon Wang , Kedarnath J. Balakrishnan , Srimat T. Chakradhar, Efficient unknown blocking using LFSR reseeding, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 18: Design Compiler, Synopsis Inc., http://www.synopsis.com/.