Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs

ABSTRACT

Because of the today's market demand for high-performance, high-density portable hand-held applications, electronic system design technology has shifted the focus from 2-D planar SoC single-chip solutions to different alternative options as tiled silicon and single-level embedded modules as well as 3-D integration. Among the various choices, finding an optimal solution for system implementation dealt usually with cost, performance and other technological trade-off analysis at the system conceptual level. It has been identified that the decisions made within the first 20% of the total design cycle time will ultimately result upto 80% of the final product cost.

In this paper, we discuss appropriate and realistic metric for performance and cost trade-off analysis both at system conceptual level (up-front in the design phase) and at implementation phase for verification in the three-dimensional integration. In order to validate the methodology, two ubiquitous electronic systems are analyzed under various implementation schemes and discuss the pros and cons of each of them.

REFERENCES

• 1: Francky Catthoor , Nikil D. Dutt , Christoforos E. Kozyrakis, How to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level, Proceedings of the conference on Design, automation and test in Europe, p.426-435, March 27-30, 2000, Paris, France [doi>10.1145/343647.343813]
• 2: The International Technology Roadmap for Semiconductors(ITRS), 2005. {Online}. Available: http://www.itrs.net
• 3: E. Beyne, "3d interconnection and packaging: impending reality or still a dream?" in Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, 2004, pp. 138--139 Vol.1.
• 4: M. Bamal, S. List, M. Stucchi, A. Verhulst, M. Van Hove, R. Cartuyvels, G. Beyer, and K. Maex, "Performance comparison of interconnect technology and architecture options for deep submicron technology nodes," in Interconnect Technology Conference, 2006 International, 2006, pp. 202--204.
• 5: S. Kim, C. Liu, L. Xue, and S. Tiwari, "Crosstalk reduction in mixed-signal 3-d integrated circuits with interdevice layer ground planes," Electron Devices, IEEE Transactions on, vol. 52, no. 7, pp. 1459--1467, 2005.
• 6: K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, "3-d ics: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration," Proceedings of the IEEE, vol. 89, no. 5, pp. 602--633, May 2001.
• 7: B. Goplen and S. Sapatnekar, "Placement of thermal vias in 3-d ics using various thermal objectives," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 25, no. 4, pp. 692--709, 2006.
• 8: Z. Li, X. Hong, Q. Zhou, S. Zeng, J. Bian, W. Yu, H. H. Yang, V. Pitchumani, and C.-K. Cheng, "Efficient thermal via planning approach and its application in 3-d floorplanning," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 26, no. 4, pp. 645--658, 2007.
• 9: J. Koo, S. Im, L. Jiang, and K. Goodson, "Integrated microchannel cooling for three-dimensional circuit architectures," ASME Journal of Heat Transfer, vol. 127, pp. 49--58, 2005.
• 10: B. Dang, M. Bakir, and J. Meindl, "Integrated thermal-fluidic i/o interconnects for an on-chip microchannel heat sink," Electron Device Letters, IEEE, vol. 27, pp. 117--119, February 2006.
• 11: Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147160]
• 12: M. Shen, L.-R. Zheng, and H. Tenhunen, "Cost and performance analysis for mixed-signal system implementation: System-on-chip or system-on-package," Electronics Packaging Manufacturing, IEEE Journal of, vol. 25, no. 4, pp. 262--272, October 2002.
• 13: C. Liu, J.-H. Chen, R. Manohar, and S. Tiwari, "Mapping system-on-chip designs from 2-d to 3-d ics," in Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, 2005, pp. 2939--2942 Vol. 3.
• 14: P. Mercier, S. Singh, K. Iniewski, B. Moore, and P. O'Shea, "Yield and cost modeling for 3d chip stack technologies," in Conference 2006, IEEE Custom Integrated Circuits, September 2006, pp. 357--360.
• 15: R. K. Ulrich and W. D. Brown, Eds., Advanced Electronic Packaging, 2nd ed., ser. IEEE Press Series on Microelectronic Systems. Wiley-Interscience, September 2005.
• 16: M. Dreiza, A. Yoshida, J. Micksch, and L. Smith, "Stacked package-on-package design guidelines," ChipScale Review, Amkor Technology Inc., July 2005.
• 17: T. Fukushima, Y. Yamada, H. Kikuchi, and M. Koyanagi, "New three-dimensional integration technology using chip-to-wafer bonding to achieve ultimate super-chip integration," Japanese Journal of Applied Physics, vol. 45, no. 4B, pp. 3030--3035, 2006.
• 18: E. Culurciello and A. G. Andreou, "Capacitive inter-chip data and power transfer for 3-d vlsi," Circuits and Systems II: Express Briefs, IEEE Transactions on {see also Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on}, vol. 53, no. 12, pp. 1348--1352, 2006.
• 19: A. Fazzi, L. Magagni, M. Mirandola, R. Canegallo, S. Schmitz, and R. Guerrieri, "A 0.14mw/gbps high-density capacitive interface for 3d system integration," in Custom Integrated Circuits Conference, 2005. Proceedings of the IEEE 2005, 2005, pp. 101--104.
• 20: J. Xu, J. Wilson, S. Mick, L. Luo, and P. Franzon, "2.8 gb/s inductively coupled interconnect for 3d ics," in VLSI Circuits, 2005. Digest of Technical Papers. 2005 Symposium on, 2005, pp. 352--355.
• 21: A. Iwata, M. Sasaki, T. Kikkawa, S. Kameda, H. Ando, K. Kimoto, D. Arizono, and H. Sunami, "A 3d integration scheme utilizing wireless interconnections for implementing hyper brains," in Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, 2005, pp. 262--597 Vol. 1.
• 22: H. B. Backoglu, Circuits, Interconnections and Packaging for VLSI. Addison-Wesley, 1990.
• 23: W. Donath, "Placement and average interconnection lengths of computer logic," Circuits and Systems, IEEE Transactions on, vol. 26, no. 4, pp. 272--277, 1979.
• 24: Payman Zarkesh-Ha , Jeffrey A. Davis , James D. Meindl, Prediction of net-length distribution for global interconnects in a heterogeneous system-on-a-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.649-659, Dec. 2000 [doi>10.1109/92.902259]
• 25: P. A. Sandborn and H. Moreno, Conceptual Design of Multichip Modules and Systems. Kluwer Academic Publishers, 1994.
• 26: A. George, J. Krusius, and R. Granitz, "Packaging alternatives to large silicon chips: tiled silicon on mcm and pwb substrates," Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on {see also Components, Hybrids, and Manufacturing Technology, IEEE Transactions on}, vol. 19, no. 4, pp. 699--708, 1996.
• 27: Daniel Ragan , Peter Sandborn , Paul Stoaks, A detailed cost model for concurrent use with hardware/software co-design, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513989]
• 28: S. Im and K. Banerjee, "Full chip thermal analysis of planar (2-d) and vertically integrated (3-d) high performance ics," in Electron Devices Meeting, 2000. IEDM Technical Digest. International, 2000, pp. 727--730.
• 29: G. Sai-Halasz, "Performance trends in high-end processors," Proceedings of the IEEE, vol. 83, no. 1, pp. 20--36, 1995.
• 30: Rainer Waser, Nanoelectronics and Information Technology: Advanced Electronic Materials and Novel Devices, John Wiley & Sons, Inc., New York, NY, 2003
• 31: R. Patti, "Three-dimensional integrated circuits and the future of system-on-chip designs," Proceedings of the IEEE, vol. 94, no. 6, pp. 1214--1224, 2006.
• 32: Micron CMOS Image Sensor Part Catalog, March 2007. {Online}. Available: http://www.micron.com
• 33: Micron 128MB SDRAM Part Catalog, 2007. {Online}. Available: http://www.micron.com
• 34: ARM Cortex-A8 Processor Product Brief, March 2007. {Online}. Available: http://www.arm.com
• 35: L.-R. Zheng, D. Pamunuwa, and H. Tenhunen, "Accurate a priori signal integrity estimation using a multilevel dynamic interconnect model for deep submicron vlsi design," in Solid-State Circuits Conference, 2000. ESSCIRC '00. Proceedings of the 26th European, 2000, pp. 352--355.
• 36: Y. Deng and W. P. Maly, "2.5-dimensional vlsi system integration," very large scale integration (VLSI) systems, IEEE Transactions of, vol. 13, no. 6, pp. 668--677, June 2005.
• 37: E. Beyne, "The rise of the 3rd dimension for system intergration," in Interconnect Technology Conference, 2006 International, 2006, pp. 1--5.