Generic discrete event simulations using D<scp>EGAS</scp>:: application to logic design and digital signal processing

ABSTRACT

This paper describes a powerful Ada pattern which, when integrated with the open-source DEGAS discrete event run-time, allows a developer to write and execute logic design models in a format similar to the VHDL language. The application of this approach to other formulations, including floating-point based simulations, provides a means to establish general design, analysis, and verification strategies to a range of discrete event domains using standard Ada constructs.

REFERENCES

• 1: "IEEE Standard VHDL Language Reference Manual", IEEE Std 1076--1993, http://ieeexplore. ieee. org/iel5/7180/19335/00893288. pdf.
• 2: Peter J. Ashenden, The Designer's Guide to VHDL, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
• 3: "Securing the Future: Regional and National Programs to Support the Semiconductor Industry (2003)", Board on Science, Technology, and Economic Policy (STEP), http://fermat. nap. edu/books/0309085012/html/164. html, ("In 1999 total revenues of the electronics industry were close to $1 trillion, or 3. 1 percent of worldwide GDP. The revenues for the semiconductor components of the electronics industry were close to 16 percent of that, and capital spending for wafer-fabrication equipment about 21 percent."
• 4: D. Marsh, "Low-cost kits, the new FPGA-designer trend", EDN, November 23, 2006, P. 40.
• 5: Godefroid, P. "Software Model Checking: The Verisoft Approach. Formal Methods in System Design", 26, 2 (March 2005), 250--255. Kluwer Academic Publishers, Hingham, MA, USA; Holzmann, G. J. "The SPIN Model Checker". Addison-Wesley Professional, Boston, MA, USA. Sept. 2003.
• 6: Fishman, G. S. "Concepts and Methods in Discrete Event Digital Simulation". John Wiley & Sons Inc, 1973.
• 7: Richard E. Nance, A history of discrete event simulation programming languages, The second ACM SIGPLAN conference on History of programming languages, p.149-175, April 20-23, 1993, Cambridge, Massachusetts, United States
• 8: Luke Ludwig , Paul Pukite, DEGAS: discrete event Gnu advanced scheduler, Proceedings of the 2006 annual ACM SIGAda international conference on Ada, p.35-42, November 12-16, 2006, Albuquerque, New Mexico, USA
• 9: "IEEE 1076. 1 (VHDL-AMS) Working Group", http://www. vhdl. org/analog/
• 10: Sy Wong , Gertrude Levine, Kernel Ada to unify hardware and software design, Proceedings of the 1998 annual ACM SIGAda international conference on Ada, p.28-38, November 08-12, 1998, Washington, D.C., United States
• 11: "8-bit square root VHDL model", http://www. csee. umbc. edu/help/VHDL/samples/samples. shtml#sqrt8
• 12: "Method and device for compressing and expanding an analog signal", United States Patent #5276764.
• 13: AdaCore, Inc., 104 Fifth Ave., 15th floor, New York, NY, 10011. http://adacore. com.
• 14: Paul Pukite , Jan Pukite, Markov Modeling for Reliability Analysis, Wiley-IEEE Press, 1998

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.8 Types of Simulation
          Subjects: Discrete event

General Terms:
Algorithms, Performance, Reliability, Verification

Keywords:
GNAT, ada, behavioral modeling, concurrency, design automation, discrete-event simulation, logic design, scheduling