Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes

ABSTRACT

As the number of cores on a chip increases, power consumed by the communication structures takes a significant portion of the overall power budget. In this article, we first propose a circuit-switched interconnection architecture which uses crossroad switches to construct dedicated channels dynamically between any pairs of cores for nonhuge application-specific SoCs. The structure of the crossroad switch is simple, which can be regarded as a NoC-lite router, and we can easily construct a low-power on-chip network with these switches by a system-level design methodology. We also present the design methodology to tailor the proposed interconnection architecture to low-power structures by two proposed optimization schemes with profiled communication characteristics. The first scheme is power-aware topology construction, which can build low-power application-specific interconnection topologies. To further reduce the power consumption, we propose the second optimization scheme to predetermine the operating mode of dual-mode switches in the NoC at runtime. We evaluate several interconnection techniques, and the results show that the proposed architecture is more low-power and high-performance than others under some constraints and scale boundaries. We take multimedia applications as case studies, and experimental results show the power savings of power-aware topology approximate to 49% of the interconnection architecture. The power consumption can be further reduced approximately 25% by applying partially dedicated path mechanism.

REFERENCES

• 1: H. G. Badr , S. Podar, An Optimal Shortest-Path Routing Policy for Network Computers with Regular Mesh-Connected Topologies, IEEE Transactions on Computers, v.38 n.10, p.1362-1371, October 1989 [doi>10.1109/12.35831]
• 2: Neal K. Bambha , Shuvra S. Bhattacharyya, Joint Application Mapping/Interconnect Synthesis Techniques for Embedded Chip-Scale Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.16 n.2, p.99-112, February 2005 [doi>10.1109/TPDS.2005.20]
• 3: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 4: Davide Bertozzi , Antoine Jalabert , Srinivasan Murali , Rutuparna Tamhankar , Stergios Stergiou , Luca Benini , Giovanni De Micheli, NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip, IEEE Transactions on Parallel and Distributed Systems, v.16 n.2, p.113-129, February 2005 [doi>10.1109/TPDS.2005.22]
• 5: Burger, D. and Austin, T. M. 1997. The simplescalar tool set, version 2.0. http://www.simplescalar.com.
• 6: Kuei-Chung Chang , Jih-Sheng Shen , Tien-Fu Chen, A low-power crossroad switch architecture and its core placement for network-on-chip, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077693]
• 7: Kuei-Chung Chang , Jih-Sheng Shen , Tien-Fu Chen, Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146950]
• 8: J. Y. Chen , W. B. Jone , J. S. Wang , H.-I. Lu , T. F. Chen, Segmented bus design for low-power systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.25-29, March 1999 [doi>10.1109/92.748197]
• 9: Xuning Chen , Li-Shiuan Peh, Leakage power modeling and optimization in interconnection networks, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871531]
• 10: W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992 [doi>10.1109/71.127260]
• 11: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 12: der Tol, E. V. and Jaspers, E. 2002. Mapping of mepg-4 decoding on a flexible architecture platform. In SPIE. 1--13.
• 13: Krisztián Flautner , Nam Sung Kim , Steve Martin , David Blaauw , Trevor Mudge, Drowsy caches: simple techniques for reducing leakage power, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
• 14: M. Flynn, Area - Time - Power and Design effort: the basic tradeoffs in Application Specific Systems, Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.3, July 23-25, 2005
• 15: Michael J. Flynn , Patrick Hung, Microprocessor Design Issues: Thoughts on the Road Ahead, IEEE Micro, v.25 n.3, p.16-31, May 2005 [doi>10.1109/MM.2005.56]
• 16: Gaughan, P. T. and Yalamanchili, S. 1992. Pipelined circuit-switching: A faulttolerant variant of wormhole routing. In Proceedings of the 4th IEEE International Symposium on Parallel and Distributed Processing. 148--155.
• 17: Gomory, R. E. and Hu, T. C. 1961. Multi-terminal network flows. J. SIAM 9, 4 (Dec.), 551--569.
• 18: Hsieh, C.-T. and Pedram, M. 2002. Architectural energy optimizatino by bus spliting. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 21, 4, 408--414.
• 19: Wai Hong Ho , Timothy Mark Pinkston, A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.377, February 08-12, 2003
• 20: Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119818]
• 21: Jingcao Hu , Radu Marculescu, Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.10688, March 03-07, 2003
• 22: Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
• 23: Jaspers, E. and de With, P. 1999. Chip-set for video display of multimedia information. IEEE Trans. Consum. Electr. 45, 3 (Aug.), 707--716.
• 24: W.-B. Jone , J. S. Wang , Hsueh-I Lu , I. P. Hsu , J.-Y. Chen, Design theory and implementation for low-power segmented bus systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.1, p.38-54, January 2003 [doi>10.1145/606603.606606]
• 25: Kim, K., Lee, S.-J., and Yoo, H.-J. 2005. An arbitration look-ahead scheme for reducing end-to-end latency in networks-on-chi. In Proceedings of the IEEE International Symposium on Circuits and Systems. 2375--2360.
• 26: Koziris, N. 2000. An effieient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures. In Proceedings of the 8th Euromicro Conference on Parallel, Distributed and Network-Based Processing. 406--413.
• 27: Lee, K., Lee, S.-J., and Yoo, H.-J. 2003. A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks. In Proceedings of ESSCIRC, Digest of Technical Papers. 453--456.
• 28: Kangmin Lee , Se-Joong Lee , Hoi-Jun Yoo, Low-power network-on-chip for high-performance SoC design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.2, p.148-160, February 2006 [doi>10.1109/TVLSI.2005.863753]
• 29: Se-Joong Lee , Kangmin Lee , Hoi-Jun Yoo, Analysis and Implementation of Practical, Cost-Effective Networks on Chips, IEEE Design & Test, v.22 n.5, p.422-433, September 2005 [doi>10.1109/MDT.2005.103]
• 30: Lee, S.-J., Lee, K., and Yoo, H.-J. 2005b. Packet-switched on-chip interconnection network for system-on-chip applications. IEEE Trans. Circ. Syst. 52, 6, 308--312.
• 31: Lee, S.-J., Song, S.-J., Lee, K., Woo, J.-H., Kim, S.-E., Nam, B.-G., and Yoo, H.-J. 2003. A 800mhz star-connected on-chip network for application to systems on a chip. ISSCC Digest of Technology Papers, 468--469.
• 32: Lo, V. 1991. Oregami: Tools for mapping parallel computations to parallel architectures. J. Parel. Program. 20, 3, 237--270.
• 33: Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
• 34: Srinivasan Murali , Giovanni De Micheli, SUNMAP: a tool for automatic topology selection and generation for NoCs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996809]
• 35: Nakagome, Y., Itoh, K., Isoda, M., Takeuchi, K., and Aoki, M. 1993. Sub-1-v swing internal bus architecture for future low-power ulsis. IEEE J. Solid-State Circ. 28, 414--419.
• 36: Partha Pratim Pande , Cristian Grecu , Michael Jones , Andre Ivanov , Resve Saleh, Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures, IEEE Transactions on Computers, v.54 n.8, p.1025-1040, August 2005 [doi>10.1109/TC.2005.134]
• 37: Partha Pratim Pande , Cristian Grecu , Andre Ivanov , Resve Saleh , Giovanni De Micheli, Design, Synthesis, and Test of Networks on Chips, IEEE Design & Test, v.22 n.5, p.404-413, September 2005 [doi>10.1109/MDT.2005.108]
• 38: Partnership, O. I. OCP specification. http://www.ocpip.org/socket/ocpspec/.
• 39: Alessandro Pinto , Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Efficient Synthesis of Networks On Chip, Proceedings of the 21st International Conference on Computer Design, p.146, October 13-15, 2003
• 40: Plosila, J., Seceleanu, T., and Liljeberg, P. 2003. Implementation of a self-timed segmented bus. IEEE J. Design Test Comput. 20, 6, 44--50.
• 41: Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy [doi>10.1145/344166.344526]
• 42: Vijay Raghunathan , Mani B. Srivastava , Rajesh K. Gupta, A survey of techniques for energy efficient on-chip communication, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776059]
• 43: Shen, J.-S., Chang, K.-C., and Chen, T.-F. 2006. On a design of crossroad switches for low-power on-chip communication architectures. In Proceedings of the International Symposium on Circuits and Systems (ISCAS).
• 44: Silicore Corporation 2001. WISHBONE System-On-Chip Interconnection Architecture for Portable IP Cores. Silicore Corporation.
• 45: Vassos Soteriou , Li-Shiuan Peh, Design-Space Exploration of Power-Aware On/Off Interconnection Networks, Proceedings of the IEEE International Conference on Computer Design, p.510-517, October 11-13, 2004
• 46: Girish Varatkar , Radu Marculescu, Traffic analysis for on-chip networks design of multimedia applications, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514116]
• 47: Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Topology (e.g., bus, point-to-point)

General Terms:
Design

Keywords:
Application specific, interconnection, low power, networks on chip, systems on chips