| WCET estimation for executables in the presence of data caches |
| Full text |
Pdf
(317 KB)
|
Source
|
International Conference On Embedded Software
archive
Proceedings of the 7th ACM & IEEE international conference on Embedded software
table of contents
Salzburg, Austria
SESSION: Performance
table of contents
Pages: 203 - 212
Year of Publication: 2007
ISBN:978-1-59593-825-1
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 8, Downloads (12 Months): 103, Citation Count: 0
|
|
|
ABSTRACT
This paper describes techniques to estimate the worst case execution time of executable code on architectures with data caches. The underlying mechanism is Abstract Interpretation, which is used for the dual purposes of tracking address computations and cache behavior. A simultaneous numeric and pointer analysis using an abstraction for discrete sets of values computes safe approximations of access addresses which are then used to predict cache behavior using Must Analysis. A heuristic is also proposed which generates likely worst case estimates. It can be used in soft real time systems and also for reasoning about the tightness of the safe estimate. The analysis methods can handle programs with non-affine access patterns, for which conventional Presburger Arithmetic formulations or Cache Miss Equations do not apply. The precision of the estimates is user-controlled and can be traded off against analysis time. Executables are analyzed directly, which, apart from enhancing precision, renders the method language independent.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
ARM7TDMI. Technical Reference Manual. "http://www.arm.com/pdfs/DDI0210B_7TDMI_R4.pdf".
|
| |
2
|
Simplescalar/ARM. "http://www.simplescalar.com/v4test.html".
|
| |
3
|
WCET Project/Benchmarks. "http://www.mrtc.mdh.se/projects/wcet/benchmarks.html".
|
| |
4
|
G. Balakrishnan and T. W. Reps. Analyzing Memory Accesses in x86 Executables. In CC, pages 5--23, 2004.
|
 |
5
|
Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.286-297, June 2001, Snowbird, Utah, United States
|
 |
6
|
|
| |
7
|
|
| |
8
|
|
 |
9
|
|
| |
10
|
|
| |
11
|
|
| |
12
|
R. Sen and Y. N. Srikant. Estimating WCET in the presence of Data Caches. Technical Report. "http://archive.csa.iisc.ernet.in/TR/2007/5".
|
| |
13
|
|
| |
14
|
|
|