ACM Home Page
Please provide us with feedback. Feedback
Scheduling and voltage scaling for energy/reliability trade-offs in fault-tolerant time-triggered embedded systems
Full text PdfPdf (207 KB)
Source
International Conference on Hardware Software Codesign archive
Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis table of contents
Salzburg, Austria
SESSION: System-level synthesis table of contents
Pages: 233 - 238  
Year of Publication: 2007
ISBN:978-1-59593-824-4
Authors
Paul Pop  Technical University of Denmark, Kongens Lyngby, Denmark
Kåre Harbo Poulsen  Technical University of Denmark, Lyngby, Denmark
Viacheslav Izosimov  Linköping University, Linköping, Sweden
Petru Eles  Linköping University, Linköping, Sweden
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
SIGBED: ACM Special Interest Group on Embedded Systems
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 11,   Downloads (12 Months): 88,   Citation Count: 3
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1289816.1289873
What is a DOI?

ABSTRACT

In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded systems. Processes and messages are statically scheduled, and we use process re-execution for recovering from multiple transient faults. Addressing simultaneously energy and reliability is especially challenging because lowering the voltage to reduce the energy consumption has been shown to increase the transient fault rates. In addition, time-redundancy based fault-tolerance techniques such as re-execution and dynamic voltage scaling-based low-power techniques are competing for the slack in the schedules. Our approach decides the voltage levels and start times of processes and the transmission times of messages, such that the transient faults are tolerated, the timing constraints of the application are satisfied and the energy is minimized. We present a constraint logic programming-based approach which is able to find reliable and schedulable implementations within limited energy and hardware resources.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
A. Burns et al., "Feasibility Analysis for Fault-Tolerant Real-Time Task Sets", Euromicro Workshop on Real-Time Systems, 29--33, 1996.
 
4
 
5
A. P. Chandrakasan, S. Sheng, R. W. Brodersen, "Low-power CMOS digital design", in IEEE Journal of Solid-State Circuits, 27(4), 473--484, 1992.
 
6
 
7
C. Dima et al, "Off-line Real-Time Fault-Tolerant Scheduling", in Proc. of Euromicro Parallel and Distributed Processing Workshop, 410--417, 2001.
 
8
 
9
 
10
G. Fohler, "Adaptive Fault-Tolerance with Statically Scheduled Real-Time Systems", in Euromicro Real-Time Systems Workshop, 161--167, 1997.
 
11
 
12
 
13
 
14
N. Kandasamy, J. P. Hayes, B. T. Murray, "Transparent Recovery from Intermittent Faults in Time-Triggered Distributed Systems", in IEEE Transactions on Computers, 52(2), 113--125, 2003.
 
15
 
16
17
 
18
 
19
 
20
 
21
D. Ullman, "NP-Complete Scheduling Problems," in Journal of Computer Systems Science, vol. 10, 384--393, 1975.
22
 
23
 
24


Collaborative Colleagues:
Paul Pop: colleagues
Kåre Harbo Poulsen: colleagues
Viacheslav Izosimov: colleagues
Petru Eles: colleagues