A data protection unit for NoC-based architectures

ABSTRACT

Security is gaining increasing relevance in the development of embedded devices. Towards a secure system at each level of design, this paper addresses the security aspects related to Network-on-Chip (NoC) architectures, foreseen as the communication infrastructure of next-generation embedded devices. In the context of NoC-based Multiprocessor systems, we focus on the topic, not thoroughly faced yet, of data protection.

We present the architecture of a Data Protection Unit (DPU) designed for implementation within the Network Interface (NI). The DPU supports the capability to check and limit the access rights (none, read, write or both) of processors requesting access to data locations in a shared memory - in particular distinguishing between the operating roles (supervisor or user) of processing elements. We explore different alternative implementations and demonstrate how the DPU unit does not affect the network latency if the memory request has the appropriate rights. In the experimental section we show synthesis results for different ASIC implementations of the Data Protection Unit.

REFERENCES

• 1: Open Core Protocol Specification 2.2.
• 2: SonicsMX SMART Interconnect Datasheet. http://www.sonicsinc.com.
• 3: T. Alves and D. Felton. TrustZone: Integrated Hardware and Software Security, White Paper. ARM, 2004.
• 4: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 5: E. Chien and P. Szoe. Blended Attacks Exploits, Vulnerabilities and Buffer Overflow Techniques in Computer Viruses. Symantec White Paper, Sept. 2002.
• 6: Joel Coburn , Srivaths Ravi , Anand Raghunathan , Srimat Chakradhar, SECA: security-enhanced communication architecture, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA [doi>10.1145/1086297.1086308]
• 7: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 8: Jean-Philippe Diguet , Samuel Evain , Romain Vaslin , Guy Gogniat , Emmanuel Juin, NOC-centric Security of Reconfigurable SoC, Proceedings of the First International Symposium on Networks-on-Chip, p.223-232, May 07-09, 2007 [doi>10.1109/NOCS.2007.32]
• 9: Catherine H. Gebotys , Robert J. Gebotys, A Framework for Security on NoC Technologies, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI'03), p.113, February 20-21, 2003
• 10: C. H. Gebotys , Y. Zhang, Security wrappers and power analysis for SoC technologies, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944689]
• 11: P. Kocher, R. Lee, G. McGraw, A. Raghunathan, and S. Ravi. Security as a New Dimension in Embedded System Design. In Proceedings of DAC 2004, Jun. 7-11 2004.
• 12: K. Pagiantzis and A. Sheikholeslami. Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey. IEEE Journal of Solid-State Circuits, 41(3), March 2006.
• 13: A. Radulescu, J. Dielissen, S. G. Pestana, O. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens. An Efficient On-Chip NI Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(1), January 2005.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures
          Subjects: Distributed architectures

General Terms:
Design, Security

Keywords:
data protection, embedded systems, multiprocessor system-on-chip (MPSoC), network-on-chip (NoC), security