Soft-well digital circuit design

ABSTRACT

In this paper we present a novel digital design technique called soft-well circuit design improving digital circuits in fine-pitch technology. Improved noise immunity, higher-speed and reduced static power leakage may be traded for somewhat increased silicon area. The importance of soft-well design may increase in future technology where leakage and noise immunity is expected to severely impact circuit performance.

REFERENCES

• 1: Willy M. C. Sansen, Analog Design Essentials (The International Series in Engineering and Computer Science), Springer-Verlag New York, Inc., Secaucus, NJ, 2006
• 2: Nabaa, G.; Najm, F.N. Minimization of delay sensitivity to process induced voltage threshold variations. IEEE-NEWCAS Conference, 2005. The 3rd International 19-22 June 2005 Page(s):171--174
• 3: Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999 [doi>10.1109/92.748196]
• 4: Mutoh, S.; Douseki, T.; Matsuya, Y.; Aoki, T.; Shigematsu, S.; Yamada, J. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS; Solid-State Circuits, IEEE Journal of; Volume 30, Issue 8, Aug. 1995 Page(s):847--854
• 5: Wann, C.; Harrington, J.; Mih, R.; Biesemans, S.; Han, K.; Dennard, R.; Prigge, O.; Chuan Lin; Mahnkopf, R.; Chen, B.; CMOS with active well bias for low-power and RF/analog applications. VLSI Technology, 2000. Digest of Technical Papers. 2000 Symposium on 13--15 June 2000 Page(s):158 -- 159
• 6: Ali Keshavarzi , Kaushik Roy , Charles F. Hawkins, Intrinsic Leakage in Low-Power Deep Submicron CMOS ICs, Proceedings of the IEEE International Test Conference, p.146-155, November 03-05, 1997
• 7: Mendoza-Hernandez, F.; Linares, M.; Champac, V.H.; The noise immunity of dynamic digital circuits with technology scaling. Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 2, 23-26 May 2004 Page(s):II-493-6 Vol.2
• 8: Anis, M.; Allam, M.; Elmasry, M.; Impact of technology scaling on CMOS logic styles. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on. Volume 49, Issue 8, Aug. 2002, Pages 577--588.
• 9: Hendrawan Soeleman , Kaushik Roy , Bipul C. Paul, Robust subthreshold logic for ultra-low power operation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.90-100, Feb. 2001 [doi>10.1109/92.920822]
• 10: Shih-Fen Huang; Wann, C.; Yu-Shyang Huang; Chih-Yung Lin; Schafbauer, T.; Shui-Ming Cheng; Yao-Ching Cheng; Vietzke, D.; Eller, M.; Chuan Lin; Quiyi Ye; Rovedo, N.; Biesemans, S.; Nguyen, P.; Dennard, R.; Bomy Chen. Scalability and biasing strategy for CMOS with active well bias. VLSI Technology, 2001. Digest of Technical Papers. 2001 Symposium on 12-14 June 2001 Page(s):107--108.
• 11: Tom W. Chen , Justin Gregg, A Low Cost Individual-Well Adaptive Body Bias (IWABB) Scheme for Leakage Power Reduction and Performance Enhancement in the Presence of Intra-Die Variations, Proceedings of the conference on Design, automation and test in Europe, p.10240, February 16-20, 2004

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Design, Performance, Reliability

Keywords:
low power design, reliability, well biasing