A reconfigurable platform for multi-service edge routers

ABSTRACT

A main feature of current FPGAs is that they can be dynamically reconfigured to meet the network traffic requirements. In this paper we present a case study for a multi-service edge router in which the number of processors and co-processors is dynamically reconfigured to meet the network traffic workload. The system targets the Xilinx Virtex4 FPGA platform and uses the MicroBlaze soft processors for header processing and hardware acceleration units for payload processing. Furthermore, two schemes are compared for the reconfiguration of the system. The first one has fast response time but is prone to network burst traffic while the second one has slower response time but is more robust to burst traffic. The performance evaluation shows that the reconfigurable platform can achieve up to 1.5x speedup compared to a static system.

REFERENCES

• 1: R. Warden, Design Considerations for Edge Router, Online article, www.commsdesign.com, 8 May 2002
• 2: Arun Raghunath , Aaron Kunze , Erik J. Johnson , Vinod Balakrishnan, Framework for supporting multi-service edge packet processing on network processors, Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA [doi>10.1145/1095890.1095913]
• 3: John W. Lockwood , Naji Naufel , Jon S. Turner , David E. Taylor, Reprogrammable network packet processing on the field programmable port extender (FPX), Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.87-93, February 2001, Monterey, California, United States [doi>10.1145/360276.360304]
• 4: David E. Taylor , Jonathan S. Turner , John W. Lockwood , Edson L. Horta, Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.38 n.3, p.295-310, February 21, 2002 [doi>10.1016/S1389-1286(01)00289-4]
• 5: I. Hadzic, W. Marcus, and J. Smith, On-the-fly Programmable Hardware for Networks, in Proceedings of the IEEE Global Communications Conference (GLOBECOM98), Sydney Australia, November 1998
• 6: J. Foag, R. Koch, Architecture Conception of a Reconfigurable Network Coprocessor Platform (DynaCore) for Flexible Task Offloading, in Proceedings of the Advanced Networking and Communications Hardware Workshop (ANCHOR 2004), Munich, June 2004
• 7: Javier Resano , Daniel Mozos , Diederik Verkest , Francky Catthoor, A Reconfiguration Manager for Dynamically Reconfigurable Hardware, IEEE Design & Test, v.22 n.5, p.452-460, September 2005 [doi>10.1109/MDT.2005.100]
• 8: Zhiyuan Li , Scott Hauck, Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503076]
• 9: Stamatis Vassiliadis , Stephan Wong , Georgi Gaydadjiev , Koen Bertels , Georgi Kuzmanov , Elena Moscu Panainte, The MOLEN Polymorphic Processor, IEEE Transactions on Computers, v.53 n.11, p.1363-1375, November 2004 [doi>10.1109/TC.2004.104]
• 10: Rafael Maestre , Fadi J. Kurdahi , Milagros Fernández , Roman Hermida , Nader Bagherzadeh , Hartej Singh, A framework for reconfigurable computing: task scheduling and context management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.858-873, 12/1/2001 [doi>10.1109/92.974899]
• 11: K. Papademetriou, A. Dollas, Performance Evaluation of a Preloading Model in Dynamically Reconfigurable Processors, in Proceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL'06), Madrid, Spain, August 2006
• 12: Kyprianos Papademetriou , Apostolos Dollas, A Task Graph Approach for Efficient Exploitation of Reconfiguration in Dynamically Reconfigurable Systems, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.307-308, April 24-26, 2006 [doi>10.1109/FCCM.2006.19]
• 13: T. Wolf , M. Franklin, CommBench-a telecommunications benchmark for network processors, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.154-162, April 24-25, 2000
• 14: Basic DES Crypto Core, OpenCores, www.opencores.com

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Gate arrays

Additional Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.6 Internetworking
          Subjects: Routers

General Terms:
Design, Performance

Keywords:
FPGA, edge routers, reconfigurable logic