Thermal-aware task scheduling at the system software level

ABSTRACT

In this paper, the impact of thermal effects on low-power repeater insertion methodology is studied. An analytical methodology for thermal-aware repeater insertion that includes the electrothermal coupling between power, delay, and temperature is presented, and simulation results with global interconnect repeaters are discussed for 90nm and 65nm technology. Simulation results show that the proposed thermal-aware methodology can save 17.5% more power consumed by the repeaters compared to a thermal-unaware methodology for a given allowed delay penalty. In addition, the proposed methodology also results in a lower chip temperature, and thus, extra leakage power savings from other logic blocks.

REFERENCES

• 1: International Technology Roadmap for Semiconductors, 2005.
• 2: D. Sylvester and K. Keutzer, "A global wiring paradigm for deep submicron design," in IEEE Trans. CAD, vol. 19, pp. 242--252, Feb. 2000.
• 3: K. Banerjee and A. Mehrotra, "A power-optimal repeater insertion methodology for global interconnects in nanometer designs," in IEEE Trans. Electronic Devices, vol. 49, pp. 2001--2007, Nov. 2002.
• 4: Pawan Kapur , Gaurav Chandra , Krishna C. Saraswat, Power estimation in global interconnects and its reduction using a novel repeater optimization methodology, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514035]
• 5: Xun Liu , Yuantao Peng , Marios C. Papaefthymiou, Practical repeater insertion for low power: what repeater library do we need?, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996576]
• 6: Vineet Wason , Kaustav Banerjee, A probabilistic framework for power-optimal repeater insertion in global interconnects under parameter variations, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077639]
• 7: K. Banerjee, S. Lin, A. Keshavarzi, S. Narendra, and V. De, "A self-consistent junction temperature estimation methodology for nanometer scale ICs with implications for performance and thermal management," in Proc. IEDM, pp. 887--890, Dec. 2003.
• 8: Lei He , Weiping Liao , Mircea R. Stan, System level leakage reduction considering the interdependence of temperature and leakage, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996572]
• 9: Wei Huang , Eric Humenay , Kevin Skadron , Mircea R. Stan, The need for a full-chip and package thermal model for thermally optimized IC designs, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077662]
• 10: M. Mui, K. Banerjee, and A. Mehrotra, "Supply and power optimization in leakage-dominant technologies," in IEEE Trans. CAD, vol. 24, pp. 1362--1371, Sep. 2005.
• 11: H. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. MA: Addision-Wesley, 1990.
• 12: T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," in IEEE J. Solid-State Circuits, vol. 25, pp. 584--593, Apr. 1990.
• 13: J. M. Daga , E. Ottaviano , D. Auvergne, Temperature effect on delay for low voltage applications, Proceedings of the conference on Design, automation and test in Europe, p.680-685, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 14: C. Park et al., "Reversal of temperature dependence of integrated circuits operating at very low voltages," in Proc. IEDM, pp. 71--74, 1995.
• 15: Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, "New paradigm of predictive MOSFET and interconnect modeling for early circuit design," in Proc. CICC, pp. 201--204, 2000. (http://www.eas.asu.edu/~ptm)
• 16: K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deepsubmicrometer CMOS circuits," in Proc. IEEE, vol. 91, pp. 305--327, Feb. 2003.
• 17: Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
• 18: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 19: A. Chapman, Fundamentals of heat transfer. Macmillan Press, 1987.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Design

Keywords:
low-power design, repeater insertion, temperature-aware design