Dynamic voltage frequency scaling for multi-tasking systems using online learning

ABSTRACT

This paper presents an extremely lightweight dynamic voltage and frequency scaling technique targeted towards modern multi-tasking systems. The technique utilizes processors runtime statistics and an online learning algorithm to estimate the best suited voltage and frequency setting at any given point in time. We implemented the proposed technique in Linux 2.6.9 running on an Intel PXA27x platform and performed experiments in both single and multi-task environments. Our measurements show that we can achieve the maximum energy savings of 49% and reduce the implementation overhead by a factor of 2 when compared to state of the art techniques.

REFERENCES

• 1: "Intel XScale Core Developer's Manual," http://download.intel.com/design/intelxscale/27347302.pdf.
• 2: "Mobile AMD Athlon 4 processor model 6 cpga data sheet," http://www.amd.com, 2001.
• 3: M. Fleischmann, "LongRun Power Management - Dynamic Power Management for Crusoe Processors," http://www.transmeta.com/crusoe/longrun.html.
• 4: F. Yao , A. Demers , S. Shenker, A scheduling model for reduced CPU energy, Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95), p.374, October 23-25, 1995
• 5: Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280894]
• 6: G. Quan , X. Hu, Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processor, Proceedings of the conference on Design, automation and test in Europe, p.782, March 04-08, 2002
• 7: I. Hong , G. Qu , M. Potkonjak , M. B. Srivastava, Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors, Proceedings of the IEEE Real-Time Systems Symposium, p.178, December 02-04, 1998
• 8: Dongkun Shin , Jihong Kim , Seongsoo Lee, Low-energy intra-task voltage scheduling using static timing analysis, Proceedings of the 38th conference on Design automation, p.438-443, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378551]
• 9: Seongsoo Lee , Takayasu Sakurai, Run-time power control scheme using software feedback loop for low-power real-time application, Proceedings of the 2000 conference on Asia South Pacific design automation, p.381-386, January 2000, Yokohama, Japan [doi>10.1145/368434.368693]
• 10: A. Azevedo , I. Issenin , R. Cornea , R. Gupta , N. Dutt , A. Veidenbaum , A. Nicolau, Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints, Proceedings of the conference on Design, automation and test in Europe, p.168, March 04-08, 2002
• 11: C. H. Hsu and U. Kremer, "Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches," In PACS, 2002.
• 12: Eui-Young Chung , Giovanni De Micheli , Luca Benini, Contents provider-assisted dynamic voltage scaling for low energy multimedia applications, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566420]
• 13: Peng Yang , Chun Wong , Paul Marchal , Francky Catthoor , Dirk Desmet , Diederik Verkest , Rudy Lauwereins, Energy-Aware Runtime Scheduling for Embedded-Multiprocessor SOCs, IEEE Design & Test, v.18 n.5, p.46-58, September 2001 [doi>10.1109/54.953271]
• 14: D. Marculescu, "On the use of microarchitecture-driven dynamic voltage scaling," Workshop on Complexity-Effective Design, 2000.
• 15: S. Ghiasi, J. Casmira, and D. Grunwald, "Using ipc variation in workloads with externally specified rates to reduce power consumption." Workshop on Complexity-Effective Design, 2000.
• 16: Andreas Weissel , Frank Bellosa, Process cruise control: event-driven clock scaling for dynamic power management, Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, October 08-11, 2002, Grenoble, France [doi>10.1145/581630.581668]
• 17: Kihwan Choi , Ramakrishna Soma , Massoud Pedram, Dynamic voltage and frequency scaling based on workload decomposition, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013282]
• 18: K. Choi, R. Soma, and M. Pedram, "Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times," IEEE Trans. on CAD, 2005.
• 19: Gaurav Dhiman , Tajana Simunic Rosing, Dynamic power management using machine learning, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233656]
• 20: Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A performance counter architecture for computing accurate CPI components, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006
• 21: Yoav Freund , Robert E. Schapire, A decision-theoretic generalization of on-line learning and an application to boosting, Journal of Computer and System Sciences, v.55 n.1, p.119-139, Aug. 1997 [doi>10.1006/jcss.1997.1504]
• 22: http://www.eecs.umich.edu/mibench/.
• 23: http://www.bitmover.com/lmbench/.
• 24: http://www.microsoft.com/msj/0799/wincekernel/wincekernel.aspx.

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

General Terms:
Algorithms, Experimentation, Measurement

Keywords:
dynamic voltage frequency scaling, online learning