Power-optimal RTL arithmetic unit soft-macro selection strategy for leakage-sensitive technologies

ABSTRACT

With the advent of nanoscale technologies, developing power efficient ASICs increasingly requires consideration of static power. An effective approach to make RTL synthesis algorithms and tools leakage-aware consists of the smart inference of RTL macros based on design constraints and optimization directives. This involves exploring the new trade-offs spanned by the design of RTL functional units, as an effect of the features of nanoscale technologies and ofthe power optimizations performed by commercial synthesis tools. This work explores these new trade-offs and proves that making RTL macro selection strategies aware of them results in power savings as high as 43%.

REFERENCES

• 1: S.Heo, K.Asanovic "Leakage-biased domino circuits for dynamic fine-grain leakage reduction", Symposium on VLSI circuits, pp. 316--319, 2002.
• 2: Siva Narendra , Vivek De , Dimitri Antoniadis , Anantha Chandrakasan , Shekhar Borkar, Scaling of stack effect and its application for leakage reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.195-200, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383132]
• 3: Kerry Bernstein , Ching-Te Chuang , Rajiv Joshi , Ruchir Puri, Design and CAD Challenges in sub-90nm CMOS Technologies, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.129, November 09-13, 2003 [doi>10.1109/ICCAD.2003.54]
• 4: Mark C. Johnson , Dinesh Somasekhar , Lih-Yih Chiou , Kaushik Roy, Leakage control with efficient use of transistor stacks in single threshold CMOS, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.1, p.1-5, 2/1/2002 [doi>10.1109/92.988724]
• 5: E.Macii, M.Pedram, and F.Somenzi "High-Level Power Modeling, Estimation, and Optimization", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 17, Issue 11, Nov. 1998 Page(s):1061-- 1079.
• 6: A.Khan et al. "A 90-nm Power Optimization Methodology With Application to the ARM 1136JF-S Microprocessor", ieee journal of solid-state circuits, vol. 41, no. 8, august 2006.
• 7: K. S. Khouri, N. K. Jha, "Leakage Power Analysis and Reduction During Behavioral Synthesis", ieee transactions on very large scale(VLSI) systems, vol. 10, no. 6, december 2002.
• 8: K. Shin, T. Kim "Leakage power minimisation in arithmetic circuits", Electronics Letters - 1 April 2004 - Volume 40, Issue 7, p. 415--417.
• 9: Siva G. Narendra, Challenges and design choices in nanoscale CMOS, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.1, p.7-49, April 2005 [doi>10.1145/1063803.1063805]
• 10: Synopsys, "DesignWare Building Block IP User Guide", Synospys documentation, SOLD.
• 11: Synopsys, "DW01_add DataSheet", Synospys documentation, SOLD.
• 12: SOLD, Synospys documentation.
• 13: Synopsys, Online: http://www.synopsys.com/products/solutions/galaxy_platform.html
• 14: Cadence, Online: http://www.cadence.com/lowpower/index.aspx
• 15: Magma, Online: www.magma-da.com/articles/BlastPower.pdf
• 16: K.Fukuoka, M.Iijima, K.Hamada, M.Numa, A.Tada, "Leakage power reduction for clock gating scheme on PD-SOI", ISCAS '04, Volume: 2, On page(s): II- 613--16, 2004.
• 17: Saraju P. Mohanty , Ramakrishna Velagapudi , Elias Kougianos, Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 18: Daniel Stasiak , Rajat Chaudhry , Dennis Cox , Stephen Posluszny , Jim Warnock , Steve Weitzel , Dieter Wendel , Michael Wang, Cell Processor Low-Power Design Methodology, IEEE Micro, v.25 n.6, p.71-78, November 2005 [doi>10.1109/MM.2005.107]
• 19: Tanay Karnik , Yibin Ye , James Tschanz , Liqiong Wei , Steven Burns , Venkatesh Govindarajulu , Vivek De , Shekhar Borkar, Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514042]
• 20: B. M. Al-Hashimi(Editor) Chapter 12, Power minimisation techniques at the RT-level and below, in "System-on-Chip:Next generation Electronics", IEE Circuits, Devices and Systems Series 18, 2006, London, United Kingdom.
• 21: Domenik Helms , Günter Ehmen , Wolfgang Nebel, Analysis and modeling of subthreshold leakage of RT-components under PTV and state variation, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany [doi>10.1145/1165573.1165628]
• 22: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 23: T. Kuroda et al. "A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme", Digest of technical papers of IEEE international solid-state circuits conference, vol 166, 1996.
• 24: L. Kelly, Piguet Piguet,(EDT) C. Piguet "Low-Power Electronics Design", chapter V: Embedded software CRC Press,Series: Computer Engineering Series, Volume: 1, 2005,CSEM, Neuchatel, Switzerland.
• 25: S. Mutoh et al. "1-V power supply high-speed digital circuit technology with multitreshld CMOS", IEEE journal of Solid-state circuits, 1995, Vol.30(8), pp 847--854.
• 26: J. T. Kao, A. P. Chandrakasan "Dual-thresholtvoltage technique for low-power digital circuits", IEEE journal of Solid-state circuits, 2000, Vol.35, pp. 1009--1018.
• 27: S. Bobba , I. N. Hajj, Maximum Leakage Power Estimation for CMOS Circuits, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, p.116, March 04-05, 1999
• 28: Alessandro Bolgiolo , Roberto Corgnati , Enrico Macii , Massimo Poncino, Parameterized RTL power models for soft macros, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.880-887, 12/1/2001 [doi>10.1109/92.974901]
• 29: Nam Sung Kim , Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner , Jie S. Hu , Mary Jane Irwin , Mahmut Kandemir , Vijaykrishnan Narayanan, Leakage Current: Moore's Law Meets Static Power, Computer, v.36 n.12, p.68-75, December 2003 [doi>10.1109/MC.2003.1250885]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids

General Terms:
Algorithms, Experimentation, Measurement, Performance

Keywords:
RTL synthesis, leakage-aware, power management, selection strategy