Modeling and analysis of non-rectangular gate for post-lithography circuit simulation

ABSTRACT

In the nano regime it has become increasingly important to consider the impact of non-rectangular gate (NRG) shape caused due to sub-wavelength lithography. NRG dramatically increases the leakage current and requires geometry dependent transistor models for post-litho circuit simulation. In this paper, we propose a coherent modeling approach for non-rectangular gates based on equivalent gate length (Le). A gate-voltage dependent model of Le is developed which is scalable with design conditions, continuous across weak and strong inversion regions, accurate for both leakage and saturation current, and compatible with standard circuit analysis tools. We systematically verify this approach with 65nm TCAD simulations. A generic CAD algorithm is further proposed to predict the value of Le under various non-rectangular geometries. The interaction with the narrow-width effect is efficiently convolved in this method. Depending on the gate geometry, the leakage current can vary more than 15X at 65nm technology node. Our analytical method well captures this effect. Finally, we extrapolate the impact of NRG effect on future technology generations. The proposed model can be easily extracted from TCAD tools or direct silicon data. It bridges the gap between lithography, simulation, and circuit analysis for measuring transistor performance under increasingly severe NRG effect.

REFERENCES

• 1: International Technology Roadmap for Semiconductors 2005, http://public.itrs.net
• 2: J. A. Croon, G. Stroms et. al., "Line edge roughness: characterization, modeling and impact on device behavior," IEDM, 2002.
• 3: Norman Gunther , Emad Hamadeh , Darrell Niemann , Iliya Pesic , Mahmud Rahman, Modeling Intrinsic Fluctuations in Decananometer MOS Modeling Intrinsic Fluctuations in Decananometer MOS, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.510-515, March 21-23, 2005 [doi>10.1109/ISQED.2005.79]
• 4: Joydeep Mitra , Peng Yu , David Z. Pan, RADAR: RET-aware detailed routing using fast lithography simulations, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065678]
• 5: P. Gupta, A. Kahng, Y. Kim, S. Shah, D. Sylvester, "Modeling of non-uniform device geometries for post-lithography circuit analysis," SPIE, vol. 6156, 2006.
• 6: W. J. Poppe, L. Capodieci, J. Wu, and A. Neureuther, "From poly line to transistor: building BSIM models for non-rectangular transistors," SPIE, vol. 6156, 2006.
• 7: Sean X. Shi , Peng Yu , David Z. Pan, A unified non-rectangular device and circuit simulation model for timing and power, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233585]
• 8: Ke Cao , Sorin Dobre , Jiang Hu, Standard cell characterization considering lithography induced variations, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147111]
• 9: F.-L. Heng, J.-F. Lee, and P. Gupta, "Toward through-process layout quality metrics," SPIE, vol. 5756, 2005.
• 10: Davinci User's Guide, Version W-2004.09, Sep. 2004.
• 11: W. Zhao, Y. Cao, "New generation of predictive technology model for sub-45nm early design exploration," Electron Devices, IEEE Transactions, vol. 53, pp. 2816--2823, Nov 2006. (http://www.eas.asu.edu/~ptm).
• 12: K. Seong-Dong, H. Wada, and J. C. S. Woo, "TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling," Semiconductor Manufacturing, IEEE Transactions, vol. 17, pp. 192--200, 2004.
• 13: http://www-device.eecs.berkeley.edu/~bsim3/

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Experimentation, Performance, Reliability

Keywords:
compact modeling, equivalent gate length, leakage, narrow-width effect, non-rectangular gate