Design methodology for pipelined heterogeneous multiprocessor system

ABSTRACT

Multiprocessor SoC systems have led to the increasing use of parallel hardware along with the associated software. These approaches have included coprocessor, homogeneous processor (e.g. SMP) and application specific architectures (i.e. DSP, ASIC). ASIPs have emerged as a viable alternative to conventional processing entities (PEs) due to its configurability and programmability. In this work, we introduce a heterogeneous multi-processor system using ASIPs as processing entities in a pipeline configuration. A streaming application is taken and manually broken into a series of algorithmic stages (each of which make up a stage in a pipeline). We formulate the problem of mapping each algorithmic stage in the system to an ASIP configuration, and propose a heuristic to efficiently search the design space for a pipeline-based multi ASIP system.

We have implemented the proposed heterogeneous multiprocessor methodology using a commercial extensible processor (Xtensa LX from Tensilica Inc.). We have evaluated our system by creating two benchmarks (MP3 and JPEG encoders) which are mapped to our proposed design platform. Our multiprocessor design provided a performance improvement of at least 4.11X (JPEG) and 3.36X (MP3) compared to the single processor design. The minimum cost obtained through our heuristic was within 5.47% and 5.74% of the best possible values for JPEG and MP3 benchmarks respectively.

REFERENCES

• 1: Altera Nios Processor. Altera Corp. (http://www.altera.com).
• 2: ARCtangent. ARC International (http://www.arc.com).
• 3: SP-5flex. 3DSP Corp. (http://www.3dsp.com).
• 4: SystemC Initiative. (http://www.systemc.org).
• 5: Xtensa Processor. Tensilica Inc. (http://www.tensilica.com).
• 6: Flix: Fast relief for performance-hungry embedded applications. Tensilica Inc. (http://www.tensilica.com/pdf/FLIX_White_Paper_v2.pdf), 2005.
• 7: J. Axelsson. A Case Study in Heterogeneous Implementation of Automotive Real-Time Systems. In CODES'98, Seattle, 1998.
• 8: S. Banerjee, T. Hamada, P. M. Chau, and R. D. Fellman. Macro Pipelining Based Scheduling on High Performance Heterogeneous Multiprocessor Systems. Signal Processing, IEEE Transactions on, 43(6):1468--1484, 1995.
• 9: Task Partitioning Upon Heterogeneous Multiprocessor Platforms, Proceedings of the 10th IEEE Real-Time and Embedded Technology and Applications Symposium, p.536, May 25-28, 2004
• 10: A. Berić, R. Sethuraman, C. A. Pinto, H. Peters, G. Veldman, P. van de Haar, and M. Duranton. Heterogeneous Multiprocessor for High Definition Video. In ICCE'06, pages 401--402, 2006.
• 11: Tracy D. Braun , Howard Jay Siegel , Anthony A. Maciejewski, Heterogeneous Computing: Goals, Methods, and Open Problems, Proceedings of the 8th International Conference on High Performance Computing, p.307-320, December 17-20, 2001
• 12: Karam S. Chatha , Ranga Vemuri, A tool for partitioning and pipelined scheduling of hardware-software systems, Proceedings of the 11th international symposium on System synthesis, p.145-151, December 02-04, 1998, Hsinchu, Taiwan, China
• 13: CriticalBlue. Coprocessor synthesis - increassing system on chip platform ROL Technical report, CriticalBlue, June 2004.
• 14: Tony Givargis , Frank Vahid , Jörg Henkel, System-level exploration for Pareto-optimal configurations in parameterized system-on-a-chip (December 2002), IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.416-422, August 2002 [doi>10.1109/TVLSI.2002.807764]
• 15: Sathish Gopalakrishnan , Marco Caccamo, Task Partitioning with Replication upon Heterogeneous Multiprocessor Systems, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.199-207, April 04-07, 2006 [doi>10.1109/RTAS.2006.43]
• 16: John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
• 17: J. Jeon and K. Choi. Loop Pipelining in Hardware-Software Partitioning. In ASP-DAC'98, pages 361--366, Yokohama, Japan, 1998.
• 18: G. Kahn. The semantics of a simple language for parallel programming. In IFIP'74, pages 471--475, Stockolm, Sweden, 1974.
• 19: M. Kim, D. Kim, and G. E. Sobelman. MPEG-4 performance analysis for a CDMA network-on-chip. In ICCCAS'05, pages 493--496, 2005.
• 20: Takeshi Kodaka , Keiji Kimura , Hironori Kasahara, Multigrain Parallel Processing for JPEG Encoding on a Single Chip Multiprocessor, Proceedings of the International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'02), p.57, January 10-11, 2002
• 21: Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi , Parthasarathy Ranganathan, Heterogeneous Chip Multiprocessors, Computer, v.38 n.11, p.32-38, November 2005 [doi>10.1109/MC.2005.379]
• 22: D. Pham. The design and implementation of a first-generation cell processor. In ISSCC 2005, pages 184--186. IEEE CS Press, 2005.
• 23: F. Salice , L. Del Vecchio , L. Pomante , W. Fornaciari, Partitioning of embedded applications onto heterogeneous multiprocessor architectures, Proceedings of the 2003 ACM symposium on Applied computing, March 09-12, 2003, Melbourne, Florida [doi>10.1145/952532.952662]
• 24: S. L. Shee, A. Erdos, and S. Parameswaran. Heterogeneous Multiprocessor Implementations for JPEG: A Case Study. In CODES+ISSS'06, Seoul, Korea, 2006.
• 25: G. C. Sih , E. A. Lee, Declustering: A New Multiprocessor Scheduling Technique, IEEE Transactions on Parallel and Distributed Systems, v.4 n.6, p.625-637, June 1993 [doi>10.1109/71.242160]
• 26: J. E. Smith and G. S. Sohi. The Microarchitecture of Superscalar Processors. Proceedings of the IEEE, 83(12):1609--1624, 1995.
• 27: M. T. J. Strik, A. H. Timmer, J. L. van Meerbergen, and G.-J. van Rootselaar. Heterogeneous multiprocessor for the management of real-time video and graphics streams. Solid-State Circuits, IEEE Journal of, 35(11):1722--1731, 2000.
• 28: F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha. Custom-instruction synthesis for extensible-processor platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(2):216--228, 2004.
• 29: Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of Application-Specific Heterogeneous Multiprocessor Architectures Using Extensible Processors, Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, p.551-556, January 03-07, 2005 [doi>10.1109/ICVD.2005.155]
• 30: V. Živojnović, S. Pees, and H. Myer. LISA-machine description language and generic machine model for HW/SW co-design. In Workshop on VLSI Signal Processing, pages 127--136, 1996.
• 31: A. Wieferink, M. Doerper, R. Leupers, G. Ascheid, H. Meyr, T. Kogel, G. Braun, and A. Nohl. System Level Processor/Communication Co-exploration Methodology for Multiprocessor System-on-Chip Platforms. Computers and Digital Techniques, IEE Proceedings, 152(1):3--11, 2005.
• 32: N. Zhang and C.-H. Wu. Study on Adaptive Job Assignment for Multiprocessor Implementation of MPEG2 Video Encoding. Industrial Electronics, IEEE Transactions on, 44(5):726--734, 1997.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS

General Terms:
Design, Experimentation, Performance

Keywords:
ASIP, architecture, hardware/software partitioning