Nanometer device scaling in subthreshold circuits

ABSTRACT

Subthreshold circuit design is a strong candidate for use in future low power applications. It is not clear, however, that device scaling to 45nm and beyond will be beneficial in Subthreshold circuits. We investigate the implications of device scaling on subthreshold circuits and find that the slow scaling of gate oxide thickness leads to a 60% reduction in Ion/Ioff between the 90nm and 32nm device generations. We highlight the effects of this device degradation on noise margins, delay, and energy. We subsequently propose an alternative scaling strategy and demonstrate significant improvements in noise margins, delay, and energy in sub-Vth circuits.

REFERENCES

• 1: A. Wang, A. Chandrakasan, "A 180mV FFT processor using subthreshold circuit techniques," Int. Solid-State Circuits Conf., pp. 292--293, 2004.
• 2: B. Zhai, et al., "A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency," Symp. on VLSI Circuits, pp. 154--155, 2006.
• 3: B. C. Paul, A. Raychowdhury, K. Roy, "Device optimization for digital subthreshold logic operation," IEEE Trans. Elect. Devices, pp. 237--247 (2005).
• 4: J. J. Kim, K. Roy, "Double gate-MOSFET subthreshold circuit for ultralow power applications," IEEE Trans. Elect. Devices, pp. 1468--1474 (2004).
• 5: B. Paul, A. Bansal, K. Roy, "Underlap DGMOS for digital-subthreshold operation," IEEE Trans. Elect. Devices, pp. 910--913 (2006).
• 6: S. Hanson , B. Zhai , K. Bernstein , D. Blaauw , A. Bryant , L. Chang , K. K. Das , W. Haensch , E. J. Nowak , D. M. Sylvester, Ultralow-voltage, minimum-energy CMOS, IBM Journal of Research and Development, v.50 n.4/5, p.469-490, July 2006
• 7: R. H. Dennard, et al., "Design of ion-implanted MOSFET's with very small physical dimensions," J. Solid-State Circuits, pp. 256--268 (1974).
• 8: G. Baccarani, M. R. Wordeman, R. H. Dennard, "Generalized scaling theory and is application to a 1/4 micrometer MOSFET design," IEEE Trans. Elect. Devices, pp. 452--461 (1984).
• 9: W. Haensch , E. J. Nowak , R. H. Dennard , P. M. Solomon , A. Bryant , O. H. Dokumaci , A. Kumar , X. Wang , J. B. Johnson , M. V. Fischetti, Silicon CMOS devices beyond scaling, IBM Journal of Research and Development, v.50 n.4/5, p.339-361, July 2006
• 10: E. J. Nowak, "Maintaining the benefits of CMOS scaling when scaling bogs down," IBMJ. Res. & Dev, pp. 169--180 (2002).
• 11: B. Yu, et al., "Short-Channel Effect Improved by Lateral Channel-Engineering in Deep-Submicrometer MOSFET's," IEEE Trans. Elect. Devices, pp. 627--634 (1997).
• 12: Z. K. Lee, M. B. McIlrath, D. A. Antoniadis, "Two-Dimensional Doping Profile Characterization of MOSFET's by Inverse Modeling Using I-V Characteristics in the Subthreshold Region," IEEE Trans. Elect. Devices, pp. 1640--1649 (1999).
• 13: Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006 [doi>10.1109/ISQED.2006.91]
• 14: Z. Luo, et al., "High Performance and Low Power Transistors Integrated in 65nm Bulk CMOS Technology," Int. Electron Devices Meeting, pp. 661--664, 2004.
• 15: The Int. Technology Roadmap for Semiconductors, 2005.
• 16: B. Zhai, D. Blaauw, D. Sylvester, S. Hanson, "A sub-200mV 6T SRAM in 130nm CMOS," Int. Solid-State Circuits Conf., 2007.
• 17: Bo Zhai , David Blaauw , Dennis Sylvester , Krisztian Flautner, The limit of dynamic voltage scaling and insomniac dynamic voltage scaling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.11, p.1239-1252, November 2005 [doi>10.1109/TVLSI.2005.859588]
• 18: Benton H. Calhoun , Anantha Chandrakasan, Characterizing and modeling minimum energy operation for subthreshold circuits, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013265]
• 19: Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
• 20: E. P. Gusev , V. Narayanan , M. M. Frank, Advanced high-κ dielectric stacks with polySi and metal gates: recent progress and current challenges, IBM Journal of Research and Development, v.50 n.4/5, p.387-410, July 2006

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Design

Keywords:
device scaling, subthreshold circuits, ultra-low power