The case for low-power photonic networks on chip

ABSTRACT

Packet-switched networks on chip (NoC) have been advocated as a natural communication mechanism among the processing cores in future chip multiprocessors (CMP). However, electronic NoCs do not directly address the power budget problem that limits the design of high-performance chips in nanometer technologies. We make the case for a hybrid approach to NoC design that combines a photonic transmission layer with an electronic control layer. A comparative power analysis with a fully-electronic NoC shows that large bandwidths can be exchanged at dramatically lower power consumption.

REFERENCES

• 1: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 2: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 3: Noel Eisley , Li-Shiuan Peh, High-level power analysis for on-chip networks, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA [doi>10.1145/1023833.1023849]
• 4: Cary Gunn, CMOS Photonics for High-Speed Interconnects, IEEE Micro, v.26 n.2, p.58-66, March 2006 [doi>10.1109/MM.2006.32]
• 5: Amit Gupta , Steven P. Levitan , Leo Selavo , Donald M. Chiarulli, High-Speed Optoelectronics Receivers in SiGe, Proceedings of the 17th International Conference on VLSI Design, p.957, January 05-09, 2004
• 6: John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
• 7: I.-W. Hsieh et al. Ultrafast-pulse self-phase modulation and third-order dispersion in si photonic wire-waveguides. Optics Express, 14(25):12380--12387, Dec. 2006.
• 8: S. Kawanishi et al. 3 Tbit/s (160 Gbit/s x 19 channel) optical TDM and WDM transmission experiment. Electronic Letters, 35(10):826--827, May 1999.
• 9: B. G. Lee et al. Demonstrated 4x4 Gbps silicon photonic integrated parallel electronic to WDM interface. In Optical Fiber Communications Conf. (OFC), Mar. 2007.
• 10: Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001 [doi>10.1109/2.917539]
• 11: Timothy Mark Pinkston , Jeonghee Shin, Trends toward on-chip networked microsystems, International Journal of High Performance Computing and Networking, v.3 n.1, p.3-18, September 2005 [doi>10.1504/IJHPCN.2005.007862]
• 12: Rajiv Ramaswami , Kumar N. Sivarajan, Optical networks: a practical perspective, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001
• 13: A. Shacham, K. Bergman, and L. P. Carloni. Maximizing GFLOPS-per-Watt: High-bandwidth, low power photonic on-chip networks. In IBM P=ac² Conf., Oct. 2006.
• 14: Assaf Shacham , Keren Bergman , Luca P. Carloni, On the Design of a Photonic Network-on-Chip, Proceedings of the First International Symposium on Networks-on-Chip, p.53-64, May 07-09, 2007 [doi>10.1109/NOCS.2007.35]
• 15: S. Vangal et al. An 80-tile 1.28 TFLOPS network-on-chip in 65 nm CMOS. In Intl. Solid State Circuits Conf., Feb. 2007.
• 16: Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 17: F. Xia, L. Sekaric, and Y. A. Vlasov. Ultracompact optical buffers on a silicon chip. Nature Photonics, 1:65--71, Jan. 2007.
• 18: Q. Xu et al. 12.5 Gbit/s carrier-injection-based silicon microring silicon modulators. Optics Express, 15(2):430--436, 22 Jan. 2007.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

General Terms:
Design, Performance

Keywords:
network-on-chip, optical communication