Modeling and estimation of full-chip leakage current considering within-die correlation

ABSTRACT

We present an efficient technique for finding the mean and variance of the full-chip leakage of a candidate design, while considering logic-structures and both die-to-die and within-die process variations, and taking into account the spatial correlation due to within-die variations. Our model uses a "random gate" concept to capture high-level characteristics of a candidate chip design, which are sufficient to determine its leakage. We show empirically that, for large gate count, the set of all chip designs that share the same high level characteristics have approximately the same leakage, with very small error. Therefore, our model can be used as either an early or a late estimator of leakage, with high accuracy. In its simplest form, we show that full-chip leakage estimation reduces to finding the area under a scaled version of the within-die channel length auto-correlation function, which can be done in constant time.

REFERENCES

• 1: Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566415]
• 2: Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical analysis of subthreshold leakage current for VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.131-139, February 2004 [doi>10.1109/TVLSI.2003.821549]
• 3: Hongliang Chang , Sachin S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065716]
• 4: A. Agarwal , Kunhyuk Kang , K. Roy, Accurate estimation and modeling of total chip leakage considering inter- & intra-die process variations, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.736-741, November 06-10, 2005, San Jose, CA
• 5: Jinjun Xiong , Vladimir Zolotov , Lei He, Robust extraction of spatial correlation, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA [doi>10.1145/1123008.1123011]
• 6: Ali Keshavarzi , Gerhard Schrom , Stephen Tang , Sean Ma , Keith Bowman , Sunit Tyagi , Kevin Zhang , Tom Linton , Nagib Hakim , Steven Duvall , John Brews , Vivek De, Measurements and modeling of intrinsic fluctuations in MOSFET threshold voltage, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077611]
• 7: A. Papoulis. Probability, Random Variables, and Stochastic Processes. McGraw-Hill, New York, NY, 2nd edition, 1984.
• 8: Domenik Helms , Günter Ehmen , Wolfgang Nebel, Analysis and modeling of subthreshold leakage of RT-components under PTV and state variation, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany [doi>10.1145/1165573.1165628]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms

Keywords:
leakage power, statistical analysis