Incremental tree height reduction for high level synthesis

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Incremental tree height reduction for high level synthesis

Full text

Pdf (516 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 28th ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 770 - 774

Year of Publication: 1991

ISBN:0-89791-395-7

Authors

Alexandru Nicolau	Information and Computer Science Department, University of California, Irvine, CA
Roni Potasmann	Dept. of Electrical and Computer Engineering, University of California, Irvine, CA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 6, Downloads (12 Months): 14, Citation Count: 17

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/127601.127767 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	AlKe82	J. R. Allen and K. Kennedy. PFC: A program to convert Fortran to parallel form. Technical Report MASC TR 82-6, Rice University, 1982.
	Ni85	A. Nicolau. Uniform Parallelism Exploitation in Ordinary Programs. Proceedings of the 1985 International Conference on Parallel Processing, 1985.
	Ku78	David L. Kuck, Structure of Computers and Computations, John Wiley & Sons, Inc., New York, NY, 1978
	KuMuCh72	D. J. Kuck, Y. Muraoka and S. C. Chen. On the number of operations simultaneously executable in Fortran-like programs and their resulting speedup. IEEE Trans. on Computers, C-21, 12, December 1972.
	PaKn89	P. G. Paulin and J. P. Knight. Force-Directed scheduling for the Behavioral Synthesis of ASIC's. IEEE trans, on CAD, Vol. 8, No. 6, June 1989.
	PaPa88	N. Park and A. C. Parker. Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications. IEEE Trans. on CAD, Vol. 7, No. 3, March 1988.
	PLNG90	Roni Potasman , Joseph Lis , Alexandru Nicolau , Daniel Gajski, Percolation based synthesis, Proceedings of the 27th ACM/IEEE conference on Design automation, p.444-449, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123333]
	TjFl70	G. S. Tjaden and M. J. Flynn. Detection and parallel execution of independent instructions. IEEE Trans. on Computers, Vol. 19, No. 10, October 1970.
	Tr87	H. Trickey. Flamel: A High-Level Hardware Compiler. IEEE Trans. on CAD, Vol. 6, No. 2, March 1987.

CITED BY 17

	Ganesh Lakshminarayana , Niraj K. Jha, FACT: a framework for the application of throughput and power optimizing transformations to control-flow intensive behavioral descriptions, Proceedings of the 35th annual conference on Design automation, p.102-107, June 15-19, 1998, San Francisco, California, United States
	Liang-Fang Chao , Andrea LaPaugh, Rotation scheduling: a loop pipelining algorithm, Proceedings of the 30th international conference on Design automation, p.566-572, June 14-18, 1993, Dallas, Texas, United States
	Junhyung Um , Taewhan Kim, Layout-aware synthesis of arithmetic circuits, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997
	M. Jacome , G. de Veciana , C. Akturan, Resource constrained dataflow retiming heuristics for VLIW ASIPs, Proceedings of the seventh international workshop on Hardware/software codesign, p.12-16, March 1999, Rome, Italy
	David J. Kolson , Alexandru Nicolau , Nikil Dutt, Integrating program transformations in the memory-based synthesis of image and video algorithms, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.27-30, November 06-10, 1994, San Jose, California, United States
	Kemal Ebcioğlu , Erik R. Altman , Michael Gschwind , Sumedh Sathaye, Optimizations and oracle parallelism with dynamic translation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.284-295, November 16-18, 1999, Haifa, Israel
	Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
	Haigeng Wang , Nikil Dutt , Alexandru Nicolau, Harmonic scheduling of linear recurrences for digital filter design, Proceedings of the conference on European design automation, p.396-401, November 1992, Congress Centrum Hamburg, Hamburg, Germany
	Martin Janssen , Francky Catthoor , Hugo De Man, A specification invariant technique for operation cost minimisation in flow-graphs, Proceedings of the 7th international symposium on High-level synthesis, p.146-151, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
	Haigeng Wang , Nikil Dutt , Alexandru Nicolau , Kai-Yeung Sunny Siu, High-level synthesis of scalable architectures for IIR filters using multichip modules, Proceedings of the 30th international conference on Design automation, p.336-342, June 14-18, 1993, Dallas, Texas, United States
	Keoncheol Shin , Taewhan Kim, Tight integration of timing-driven synthesis and placement of parallel multiplier circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.766-775, July 2004
	Armita Peymandoust , Giovanni De Micheli, Symbolic algebra and timing driven data-flow synthesis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Junhyung Um , Taewhan Kim, An Optimal Allocation of Carry-Save-Adders in Arithmetic Circuits, IEEE Transactions on Computers, v.50 n.3, p.215-233, March 2001
	Anup Hosangadi , Farzan Fallah , Ryan Kastner, Algebraic Methods for Optimizing Constant Multiplications in Linear Systems, Journal of VLSI Signal Processing Systems, v.49 n.1, p.31-50, October 2007
	Anup Hosangadi , Farzan Fallah , Ryan Kastner, Optimizing high speed arithmetic circuits using three-term extraction, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Martin Janssen , Francky Catthoor , Hugo de Man, A Specification Invariant Technique for Regularity Improvement between Flow-Graph Clusters, Proceedings of the 1996 European conference on Design and Test, p.138, March 11-14, 1996