A new nonlinear driver model for interconnect analysis

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A new nonlinear driver model for interconnect analysis

Full text

Pdf (651 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 28th ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 561 - 566

Year of Publication: 1991

ISBN:0-89791-395-7

Authors

Vivek Raghavan	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
Ronald A. Rohrer	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 10, Downloads (12 Months): 14, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/127601.127733 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	L.W. Nagel. SPICE2, a computer prograxn to simulate semiconductor circuits. Technical Report ERL-M520, UC- Berkeley, May 1975.
	2	Jorge Rubinstein, Paul Penfield Jr., and Mark Horowitz. Signal delay in RC tree networks. IEEE Trans. Computer-Aided Design, CAD-2(3):202-211, July 1983.
	3	John L. Wyatt Jr. Signal delay in RC mesh networks. IEEE Trans. Circuits and Systems, CAS-23(5):507-510, May 1985.
	4	J. L. Wyatt Jr., C.A. Zu_kowski, and P. Penfleld Jr. Step response bounds for systems described by M-matrices, with application to timing analysis of digital MC)S circuits. In Proceedings of 2$th Conference on Decision and Control, pages 1552-1557, Ft Lauderdale, FL., December 1985.
	5	Chorng-Yeong Chu and Mark Alan Horowitz. Charge-sharing models for switch-level simulation. IEEE Trans. Computer. Aided Design, CAD-6(6):1053-1061, November 1987.
	6	X.Huang, V.Raghavan, and R.A.Rohrer. AWEsim: A programfor efficient analysis oflinear(ized) circuits. In Technical Digest of the IEEE International Conference on Computer. Aided Desig~ 1990.
	7	L. T. Pillage , X. Huang , R. A. Rohrer, AWEsim: asymptotic waveform evaluation for timing analysis, Proceedings of the 26th ACM/IEEE conference on Design automation, p.634-637, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74493]
	8	Lawrence T. Pillage and Ronald A. RoArer. Asymptotic Waveform Estimation. IEEE Trans. Computer-Aided Design, 9(4):352-366, April 1990.
	9	Lawrence T. Pillage. Asymptotic Waveform Evaluation for Timing Analysis. PhD thesis, Carnegie Mellon University, April 1989.
	10	S.Dutta and L.T.Pillage. Calculating moments in awe with linear complexity. In Proceeding oj: Techcon '90, pages 47-50, October 1990.
	11	Lawrence T. Pillage, Xiaoli Huang, and Ronald A. RoArer. Asymptotic Waveform Evaluation for circuits containing floating nodes. In Proceedings of the 1990 International Symposium on Circuits and Systems, 1990.

CITED BY 2

	N. H. Chang , K.-J. Chang , J. Leo , K. Lee , S.-Y. Oh, IPDA: interconnect performance design assistant, Proceedings of the 29th ACM/IEEE conference on Design automation, p.472-477, June 08-12, 1992, Anaheim, California, United States
	V. Raghavan , J. E. Bracken , R. A. Rohrer, AWESpice: a general tool for the accurate and efficient simulation of interconnect problems, Proceedings of the 29th ACM/IEEE conference on Design automation, p.87-92, June 08-12, 1992, Anaheim, California, United States