ACM Home Page
Please provide us with feedback. Feedback
Industrial extensions to university high level synthesis tools: Making it work in the real world
Full text PdfPdf (842 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 28th ACM/IEEE Design Automation Conference table of contents
San Francisco, California, United States
Pages: 520 - 525  
Year of Publication: 1991
ISBN:0-89791-395-7
Author
Thomas E. Fuhrman  General Motors Research Laboratories, Warren, Michigan
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 7,   Downloads (12 Months): 10,   Citation Count: 4
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/127601.127725
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
 
3
Mario R. Barbacci, Instruction Set Processor Specifications(ISPS): The Notation and Its Applications, IEEE Trans. Computers, vol. C-30, no. 1, January, 1981, pp. 24-40.
 
4
Robert A. Walker, Design Representation and Behavioral Transformation for Algorithmic Level Integrated Circuit Design, Department of Electrical and Computer Engineering, Carnegie Mellon University, CMUCAD-88-20, April, 1988.
 
5
John A. Nestor, Specification and Synthesis of Digital Systems with Interfaces, Department of Electrical and Computer Engineering, Carnegie Mellon University, CMUCAD-87- 10, April, 1987.
 
6
Donald E. Thomas, Charles Y. Hitchcock III, Thaddeus J. Kowalski, Jayanth V. Rajan, and Robert A. Walker, Automatic Data Path Synthesis, IEEE Computer, December, 1983, pp. 59-90.
 
7
Lawrence F. Amstein, Describing Systems for High Level Synthesis in the Verilog Language, Department of Electrical and Computer Engineering, Carnegie Mellon University, CMUCAD--90-51, December, 1990.
 
8
T. Fuhrman, D. Thomas, R. Murgai, E. Un, Verification of High Level Synthesis Design Through Gate Level Simulation of Compiled Module Implementations, Proc. 1990 International Symposium on Circuits and Systems, May, 1990.