CHOP

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

CHOP: A constraint-driven system-level partitioner

Full text

Pdf (678 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 28th ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 514 - 519

Year of Publication: 1991

ISBN:0-89791-395-7

Authors

Kayhan Kükçakar	Electrical Engineering Systems, University of Southern California, Los Angeles, CA
Alice C. Parker	Electrical Engineering Systems, University of Southern California, Los Angeles, CA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 6, Downloads (12 Months): 8, Citation Count: 23

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/127601.127724 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	M. Beardslee, C. Kring, R. Murgai, H. Sajov, R. K. Brayton, and A. R. Newton. SLIP: A Software Environment for System Level Interactive Partitioning. In Proceedings of International Conference on Computer- Aided Design. IEEE, November 1989.
	2	R. Gupta and G. D. Micheli. Partitioning of Functional Models of Synchronous Digital Systems. In Proceedings International Conference on Computer-Aided Design. ACM/IEEE, November 1990.
	3	R. Jain , K. Kücükcakar , M. J. Mlinar , A. C. Parker, Experience with ADAM synthesis system, Proceedings of the 26th ACM/IEEE conference on Design automation, p.56-61, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74393]
	4	B. W. Kernighan and S. Lin. An Efficient Heuristic Procedure for Partitioning Graphs. Bell System Technical Journal, 49(1), January 1970.
	5	K. Kucukcakar and A. C. Parker. BAD" Behavioral Area-Delay Predictor. Technical Report CENG-90- 31, Department of Electrical Engineering, University of Southern California, November 1990.
	6	K. Kucukcakar and A. C. Parker. CHOP: A Constraint- Driven System-Level Partitioner. Technical Report CENG-90-26, Department of Electrical Engineering~ University of Southern California, November 1990.
	7	E. D. Lagnese , D. E. Thomas, Architectural partitioning for system level design, Proceedings of the 26th ACM/IEEE conference on Design automation, p.62-67, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74394]
	8	N. Park and A. C. Parker. Sehwa: A Software Package for Synthesis of Pipelines from Behavioral Specifications. IEEE Transactions on Computer-Aided Design, 7(3), March 1988.
	9	Thomas S. Payne , W. M. vanCleemput, Automated partitioning of hierarchically specified digital systems, Proceedings of the 19th conference on Design automation, p.182-192, January 1982
	10	M. L. Resnick. SPARTA: A System Partitioning Aid. IEEE Transactions on Computer-Aided Design, CAD- 5(4), October 1986.

CITED BY 23

	Miodrag Potkonjak , Wayne Wolf, A methodology and algorithms for the design of hard real-time multitasking ASICs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.4, p.430-459, Oct. 1999
	Ranga Vemuri , Sriram Govindarajan , Iyad Ouaiss , Meenakshi Kaul , Vinoo Srinivasan , Shankar Radhakrishnan , Sujatha Sundaraman , Satish Ganesan , Awartika Pandey , Preetham Lakshmikanthan, Automated design synthesis and partitioning for adaptive reconfigurable hardware, Hardware implementation of intelligent systems, Physica-Verlag GmbH, Heidelberg, Germany, 2001
	Catherine H. Gebotys, Optimal synthesis of multichip architectures, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.238-241, November 1992, Santa Clara, California, United States
	F. Vahid , D. D. Gajski, Specification partitioning for system design, Proceedings of the 29th ACM/IEEE conference on Design automation, p.219-224, June 08-12, 1992, Anaheim, California, United States
	Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997
	Frank Vahid, I/O and performance tradeoffs with the FunctionBus during multi-FPGA partitioning, Proceedings of the 1997 ACM fifth international symposium on Field-programmable gate arrays, p.27-34, February 09-11, 1997, Monterey, California, United States
	Kamlesh Rath , M. Esen Tuna , Steven D. Johnson, Behavior tables: a basis for system representation and transformational system synthesis, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.736-740, November 07-11, 1993, Santa Clara, California, United States
	Frank Vahid, A three-step approach to the functional partitioning of large behavioral processes, Proceedings of the 11th international symposium on System synthesis, p.152-157, December 02-04, 1998, Hsinchu, Taiwan, China
	Frank Vahid , Daniel D. Gajski, Closeness metrics for system-level functional partitioning, Proceedings of the conference on European design automation, p.328-333, September 18-22, 1995, Brighton, England
	S. Narayan , D. Gajski, Rapid performance estimation for system design, Proceedings of the conference on European design automation, p.206-211, September 1996, Geneva, Switzerland
	Frank Vahid , Daniel D. Gajski, Incremental hardware estimation during hardware/software functional partitioning, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
	Frank Vahid, Port calling: a transformation for reducing I/O during multi-package functional partitioning, Proceedings of the 10th international symposium on System synthesis, p.107-112, September 17-19, 1997, Antwerp, Belgium
	Frank Vahid, Procedure cloning: a transformation for improved system-level functional partitioning, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.4 n.1, p.70-96, Jan. 1999
	Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
	Frank Vahid , Thuy Dm Le , Yu-Chin Hsu, Functional partitioning improvements over structural partitioning for packaging constraints and synthesis: tool performance, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.181-208, April 1998
	Frank Vahid , Daniel D. Gajski, Clustering for improved system-level functional partitioning, Proceedings of the 8th international symposium on System synthesis, p.28-35, September 13-15, 1995, Cannes, France
	M. Kaul , R. Vemuri, Optimal temporal partitioning and synthesis for reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe, p.389-397, February 23-26, 1998, Le Palais des Congrés de Paris, France
	Daniel D. Gajski , Frank Vahid, Specification and Design of Embedded Hardware-Software Systems, IEEE Design & Test, v.12 n.1, p.53-67, March 1995
	F. Vahid , D. D. Gajski, SLIF: a specification-level intermediate format for system design, Proceedings of the 1995 European conference on Design and Test, p.185, March 06-09, 1995
	F. Vahid, Procedure cloning: a transformation for improved system-level functional partitioning, Proceedings of the 1997 European conference on Design and Test, p.487, March 17-20, 1997
	Frank Vahid , Thuy DM Le, Towards a Model for Hardware and Software Functional Partitioning, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.116, March 18-20, 1996
	Vahid , Le , Hsu, A Comparison of Functional and Structural Partitioning, Proceedings of the 9th international symposium on System synthesis, p.121, November 06-08, 1996
	Yunsi Fei , Niraj K. Jha, Functional Partitioning for Low Power Distributed Systems of Systems-on-a-chip, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.274, January 07-11, 2002