Automatic synthesis of asynchronous circuits

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Automatic synthesis of asynchronous circuits

Full text

Pdf (599 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 28th ACM/IEEE Design Automation Conference table of contents

San Francisco, California, United States

Pages: 296 - 301

Year of Publication: 1991

ISBN:0-89791-395-7

Authors

Kuan-Jen Lin	Department of Electrical Engineering, National Taiwan University
Chen-Shang Lin

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CS : Computer Society

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 7, Citation Count: 5

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/127601.127684 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Charles L. Seitz "System timing," Chapter 7 of Introduction to VLSI System, Addison Wesley 1981.
	2	T. A. Chu, "Synthesis of Self-Timed Control Circuits from Graphs: An Example," Proceedings of the International Conference on Computer Design, IEEE, pp. 565-571,1986.
	3	T H.-Y. Meng, Robert W. Brodersen, David G. Messerschimitt, "Automatic Synthesis of Asynchronous Circuits from High-Level Specification,"IEEE Trans. on CAD., pp. 1185-1205, No. 11, 1989.
	4	Peter Vanbekbergen, Francky Catthoor, Jef Van Meetbergen, Hugo DE Man "Optimized Synthesis of Asynchronous Control Circuits from Graph-theoretic Specifications," Proceeding of the Internatzonal Conference on Computer-Azded Design, pp. 184-187, 1990.
	5	T. A. Chu, "Design of VLSI Asynchronous FIFO Queues for Packet Communication Networks," Proceedzngs of the International Conference on Parallel Process~ng, IEEE, pp. 397-400, 1986.
	6	T. A. Chu, "A Design Methodology for Concurrent VLSI System," Proceedings of the International Conference on Computer Design, IEEE. pp. 40"i'-410, 1985.
	7	T. H.-Y. Meng, Robert W. Brodersen, David G. Messerschimitt, "Asynchronous Design for Programmable Digital Signal Processors," To be published on IEEE Trans. on ASSP., 1991.
	8	K. J. Lin, Automatic Synthes~s of Asynchronous Circuzts, Ms. Thesis, EE. Institute of National Taiwan University , July, 1990.

CITED BY 5

	Kuan-Jen Lin , Chen-Shang Lin, On the verification of state-coding in STGs, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.118-122, November 1992, Santa Clara, California, United States
	Ruchir Puri , Jun Gu, A modular partitioning approach for asynchronous circuit synthesis, Proceedings of the 31st annual conference on Design automation, p.63-69, June 06-10, 1994, San Diego, California, United States
	Ruchir Puri , Jun Gu, A divide-and-conquer approach for asynchronous interface synthesis, Proceedings of the 7th international symposium on High-level synthesis, p.118-125, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada
	Peter A. Beerel , Jerry R. Burch , Teresa H. Meng, Checking Combinational Equivalence of Speed-Independent Circuits, Formal Methods in System Design, v.13 n.1, p.37-85, May 1, 1998
	Enric Pastor , Oriol Roig , Jordi Cortadella , Alex Kondratyev, Structural Methods for the Synthesis of Speed-Independent Circuits, Proceedings of the 1996 European conference on Design and Test, p.340, March 11-14, 1996