Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC

ABSTRACT

Heterogeneous MPSoCs present unique opportunities for emerging embedded applications, which require both high-performance and programmability. Although, software programming for these MPSoC architectures requires tedious and error-prone tasks, thereby automatic code generation tools are required. A code generation method based on fine-grain specification can provide more design space and optimization opportunities, such as exploiting fine-level parallelism and more efficient partitions. However, when partitioned, fine-grain models may require a large number of inter-processor communications, decreasing the overall system performance. This paper presents a Simulink-based multithread code generation method, which applies Message Aggregation optimization technique to reduce the number of inter-processor communications. This technique reduces the communication overheads in terms of execution time by reduction on the number of messages exchanged and in terms of memory size by the reduction on the number of channels. The paper also presents experiment results for one multimedia application, showing performance improvements and memory reduction obtained with Message Aggregation technique.

REFERENCES

• 1: Ahmed Jerraya , Hannu Tenhunen , Wayne Wolf, Guest Editors' Introduction: Multiprocessor Systems-on-Chips, Computer, v.38 n.7, p.36-40, July 2005 [doi>10.1109/MC.2005.231]
• 2: Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi , Parthasarathy Ranganathan, Heterogeneous Chip Multiprocessors, Computer, v.38 n.11, p.32-38, November 2005 [doi>10.1109/MC.2005.379]
• 3: G. Khan, D. B. MacQueen. "Coroutines and Networks of Parallel Processes," In B. Gilchrist, editor, Information Processing 77, Proc., pp. 993--998, Toronto, Canada.
• 4: Lee, E. A., Parks, T. M. "Dataflow process networks," Proc. of the IEEE. v. 83, n.5, pp. 773--801. May, 1995.
• 5: Simulink, Mathworks. http://www.mathworks.com.
• 6: Paul Lieverse , Pieter Van Der Wolf , Kees Vissers , Ed Deprettere, A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems, Journal of VLSI Signal Processing Systems, v.29 n.3, p.197-207, November 2001 [doi>10.1023/A:1012231429554]
• 7: Andy D. Pimentel , Cagkan Erbas , Simon Polstra, A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels, IEEE Transactions on Computers, v.55 n.2, p.99-112, February 2006 [doi>10.1109/TC.2006.16]
• 8: Artemis Project. http://ce.et.tudelft.nl/artemis/.
• 9: Basant Kumar Dwivedi , Anshul Kumar , M. Balakrishnan, Automatic synthesis of system on chip multiprocessor architectures for process networks, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016737]
• 10: J. T. Buck et al. "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems". International Journal of Computer Simulation, v. 4, pp. 155--182.
• 11: Soonhoi Ha , Choonseung Lee , Youngmin Yi , Seongnam Kwon , Young-Pyo Joo, Hardware-Software Codesign of Multimedia Embedded Systems: the PeaCE, Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.207-214, August 16-18, 2006 [doi>10.1109/RTCSA.2006.36]
• 12: Prithviraj Banerjee , John A. Chandy , Manish Gupta , Eugene W. Hodges IV , John G. Holm , Antonio Lain , Daniel J. Palermo , Shankar Ramaswamy , Ernesto Su, The Paradigm Compiler for Distributed-Memory Multicomputers, Computer, v.28 n.10, p.37-47, October 1995 [doi>10.1109/2.467577]
• 13: Seema Hiranandani , Ken Kennedy , Chau-Wen Tseng, Compiling Fortran D for MIMD distributed-memory machines, Communications of the ACM, v.35 n.8, p.66-80, Aug. 1992 [doi>10.1145/135226.135230]
• 14: Guangyu Chen , Feihui Li , Mahmut Kandemir, Compiler-directed channel allocation for saving power in on-chip networks, ACM SIGPLAN Notices, v.41 n.1, p.194-205, January 2006
• 15: Real-Time Workshop. http://www.mathworks.com.
• 16: RTI-MP, http://www.dspaceinc.com/ww/en/inc/home/products/sw/impsw/rtimpblo.cfm.
• 17: K. Popovici et al. "Mixed Hardware Software Multilevel Modeling and Simulation for Multithread Heterogeneous MPSoC". In: VLSI-DAT 2007 (to appear).
• 18: Wander O.Cesário , Damien Lyonnard , Gabriela Nicolescu , Yanick Paviot , Sungjoo Yoo , Ahmed A.Jerraya , Lovic Gauthier , Mario Diaz-Nava, Multiprocessor SoC Platforms: A Component-Based Design Approach, IEEE Design & Test, v.19 n.6, p.52-63, November 2002 [doi>10.1109/MDT.2002.1047744]
• 19: T. Wiegand, et al., "Overview of the H.264/AVC Video Coding Standard", Circuits and Systems for Video Technology, v.13, n.8, pp 560--570, July 2003.