Temperature aware task scheduling in MPSoCs

ABSTRACT

In deep submicron circuits, elevation in temperatures has brought new challenges in reliability, timing, performance, cooling costs and leakage power. Conventional thermal management techniques sacrifice performance to control the thermal behavior by slowing down or turning off the processors when a critical temperature threshold is exceeded. Moreover, studies have shown that in addition to high temperatures, temporal and spatial variations in temperature impact system reliability. In this work, we explore the benefits of thermally aware task scheduling for multiprocessor systems-on-a-chip (MPSoC). We design and evaluate OS-level dynamic scheduling policies with negligible performance overhead. We show that, using simple to implement policies that make decisions based on temperature measurements, better temporal and spatial thermal profiles can be achieved in comparison to state-of-art schedulers. We also enhance reactive strategies such as dynamic thread migration with our scheduling policies. This way, hot spots and temperature variations are decreased, and the performance cost is significantly reduced.

REFERENCES

• 1: Amir H. Ajami , Kaustav Banerjee , Massoud Pedram, Analysis of substrate thermal gradient effects on optimal buffer insertion, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 2: A. H. Ajami, K. Banerjee, and M. Pedram. Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Transactions on CAD, 24(6):849--861, June 2005.
• 3: David Atienza , Pablo G. Del Valle , Giacomo Paci , Francesco Poletti , Luca Benini , Giovanni De Micheli , Jose M. Mendias, A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147068]
• 4: Luca Benini , Alessandro Bogliolo , Giovanni De Micheli, A survey of design techniques for system-level dynamic power management, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.299-316, June 2000 [doi>10.1109/92.845896]
• 5: Sara Bouchenak , Daniel Hagimont, Pickling Threads State in the Java System, Proceedings of the Technology of Object-Oriented Languages and Systems (TOOLS 33), p.22, June 05-08, 2000
• 6: A. Chakraborty , P. Sithambaram , K. Duraisami , A. Macii , E. Macii , M. Poncino, Thermal resilient bounded-skew clock tree optimization methodology, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 7: Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA
• 8: K. Gross, K. Whisnant, and A. Urmanov. Electronic prognostics through continuous system telemetry. In 60th Meeting of the Society for Machine Failure Prevention Technology (MFPT), pages 53--62, April 2006.
• 9: S. Gunther, F. Binns, D. Carmean, and J. Hall. Managing the impact of increasing microprocessor power consumption. Intel Technology Journal, 2001.
• 10: Jingcao Hu , Radu Marculescu, Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, Proceedings of the conference on Design, automation and test in Europe, p.10234, February 16-20, 2004
• 11: W-L. Hung , Y. Xie , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Thermal-Aware Task Allocation and Scheduling for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.898-899, March 07-11, 2005 [doi>10.1109/DATE.2005.310]
• 12: Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C. http://www.jedec.org.
• 13: J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
• 14: Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005 [doi>10.1109/MM.2005.35]
• 15: H. Kufluoglu and M. A. Alam. A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability. Journal of Computational Electronics, 3 (3):165--169, Oct. 2004.
• 16: C. J. Lasance. Thermally driven reliability issues in microelectronic systems: statusquo and challenges. Microelectronics Reliability, 43:1969--1974, 2003.
• 17: A. Leon, L. Jinuk, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong. A power-efficient high-throughput 32-thread SPARC processor. ISSCC, 2006.
• 18: Jinfeng Liu , Pai H. Chou , Nader Bagherzadeh , Fadi Kurdahi, Power-aware scheduling under timing constraints for mission-critical embedded systems, Proceedings of the 38th conference on Design automation, p.840-845, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379076]
• 19: Z. Lu, W. Huang, S. Ghosh, J. Lach, M. Stan, and K. Skadron. Analysis of temporal and spatial temperature gradients for IC reliability. University of Virginia Technical Report CS-2004-08, March 2004.
• 20: Peng Rong , Massoud Pedram, Power-aware scheduling and dynamic voltage setting for tasks running on a hard real-time system, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118416]
• 21: Martino Ruggiero , Alessio Guerri , Davide Bertozzi , Francesco Poletti , Michela Milano, Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 22: K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron. A case for thermal-aware floorplanning at the microarchitectural level. The Journal of Instruction-Level Parallelism, 7, 2005.
• 23: M. Santarini. Thermal integrity: A must for low-power IC digital design. EDN, pages 37--42, Sept. 2005.
• 24: T. Simunic, K. Mihic, and G. D. Micheli. Optimization of reliability and power consumption in systems on a chip. In PATMOS, 2005.
• 25: Kevin Skadron, Hybrid Architectural Dynamic Thermal Management, Proceedings of the conference on Design, automation and test in Europe, p.10010, February 16-20, 2004
• 26: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 27: Jayanth Srinivasan , Sarita V. Adve, Predictive dynamic thermal management for multimedia applications, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782831]
• 28: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany
• 29: R. Viswanath, V. Wakharkar, A. Watwe, and V. Lebonheur. Thermal performance challenges from silicon to systems. Intel Technology Journal, (Q3), 2000.
• 30: Peng Yang , Chun Wong , Paul Marchal , Francky Catthoor , Dirk Desmet , Diederik Verkest , Rudy Lauwereins, Energy-Aware Runtime Scheduling for Embedded-Multiprocessor SOCs, IEEE Design & Test, v.18 n.5, p.46-58, September 2001 [doi>10.1109/54.953271]