Development of an ASIP enabling flows in ethernet access using a retargetable compilation flow

ABSTRACT

In this paper we research an FPGA based Application Specific Instruction Set Processor (ASIP) tailored to the needs of a flow aware Ethernet access node using a retargetable compilation flow. The toolchain is used to develop an initial processor design, asses the performance and identify the potential bottlenecks.

A second design iteration results in a fully optimized ASIP with a VLIW instruction set which allows for high degree of parallelism among the functional units inside the ASIP and has dedicated instructions to accelerate typical packet processing tasks. This way, a single processor is capable of handling the complete throughput of a gigabit Ethernet link.

To reach the target of a 10 Gbit/s Ethernet access node several processors operate in parallel in a multicore environment.

REFERENCES

• 1: K. Moerman, J. Fishburn, M. Lasserre, and D. Ginsburg. Utah's UTOPIA: an ethernet-based MPLS/VPLS triple play deployment. IEEE Communications Magazine, 43(11):142--150, Nov. 2005.
• 2: S. Oueslati and J. Roberts. A new direction for quality of service: flow-aware networking. In Next Generation Internet Networks, 2005, pages 226--232, Apr. 2005.
• 3: Y. Jiang, P. Emstad, A. Nevin, V. Nicola, and M. Fidler. Measurement-based admission control for a flow-aware network. In Next Generation Internet Networks, 2005, pages 318--325, Apr. 2005.
• 4: Target compiler technologies, http://www.retarget.com.
• 5: J. Van Praet , D. Lanneer , W. Geurts , G. Goossens, Processor modeling and code selection for retargetable compilation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.3, p.277-307, July 2001 [doi>10.1145/383251.383252]
• 6: W. Stallings. Computer Organisation and Architecture - Desiging for performance, page 484. 6 edition, 2003.
• 7: J.-L. Brelet and B. New. Designing flexible, fast CAMs with virtex family FPGAs. Xilinx Application Note XAPP203, September 1999.
• 8: A. Rijsinghani. Computation of the Internet Checksum via Incremental Update. RFC 1624 (Informational), May 1994.