ACM Home Page
Please provide us with feedback. Feedback
Interactive presentation: Image computation and predicate refinement for RTL verilog using word level proofs
Full text PdfPdf (179 KB)
Source Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents
Nice, France
SESSION: SAT techniques for verification table of contents
Pages: 1325 - 1330  
Year of Publication: 2007
ISBN:978-3-9810801-2-4
Authors
Daniel Kroening  ETH Zurich
Natasha Sharygina  University of Lugano
Sponsors
: IEEE Council on Electronic Design Automation (CEDA)
SIGDA: ACM Special Interest Group on Design Automation
: The EDA Consortium
EDAA : European Design and Automation Association
RAS : RAS
: The IEEE Computer Society TTTC
: ECSI
Publisher
EDA Consortium  San Jose, CA, USA
Bibliometrics
Downloads (6 Weeks): 4,   Downloads (12 Months): 26,   Citation Count: 1
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  

ABSTRACT

Automated abstraction is the enabling technique for model checking large circuits. Predicate Abstraction is one of the most promising abstraction techniques. It relies on the efficient computation of predicate images and the right choice of predicates. Existing algorithms use a net-list-level circuit model for computing predicate images. 1) This paper describes a proof-based algorithm that computes an over-approximation of the predicate image at the word-level, and thus, scales to larger circuits. 2) The previous work relies on the computation of the weakest preconditions in order to refine the set of predicates. In contrast to that, we propose to extract predicates from a word-level proof to refine the set of predicates.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
T. Ball and S. Rajamani. Boolean programs: A model and process for software analysis. Technical Report 2000--14, Microsoft Research, 2000.
 
3
 
4
 
5
6
 
7
 
8
E. Clarke, H. Jain, and D. Kroening. Predicate Abstraction and Refinement Techniques for Verifying Verilog. Technical Report CMU-CS-04-139, Carnegie Mellon University, 2004.
 
9
E. Clarke, M. Talupur, and D. Wang. SAT based predicate abstraction for hardware verification. In SAT, 2003.
 
10
11
12
 
13
R. Jhala and K. L. McMillan. Interpolant-based transition relation approximation. In CAV, pages 39--64. Springer, 2005.
 
14
R. Jhala and K. L. McMillan. A practical and complete approach to predicate refinement. In TACAS, volume 3920 of LNCS, pages 459--473. Springer, 2006.
 
15
D. Kroening and N. Sharygina. Approximating predicate images for bit-vector logic. In TACAS, LNCS, pages 242--256. Springer, 2006.
 
16
 
17
K. L. McMillan. An interpolating theorem prover. In Proceedings of TACS, volume 2988, pages 16--30. Springer, 2004.
 
18
 
19
20

Collaborative Colleagues:
Daniel Kroening: colleagues
Natasha Sharygina: colleagues