Interactive presentation: Functional and timing validation of partially bypassed processor pipelines

ABSTRACT

Customizing the bypasses in pipelined processors is an effective and popular means to perform power, performance and complexity trade-offs in embedded systems. However existing techniques are unable to automatically generate test patterns to functionally validate a partially bypassed processor. Manually specifying directed test sequences to validate a partially bypassed processor is not only a complex and cumbersome task, but is also highly error-prone. In this paper we present an automatic directed test generation technique to verify a partially bypassed processor pipeline using a high-level processor description. We define a fault model and coverage metric for a partially bypassed processor pipeline and demonstrate that our technique can fully cover all the faults using 107, 074 tests for the Intel XScale processor within 40 minutes. In contrast, randomly generated tests can achieve 100% coverage with 2 million tests after half day. Furthermore, we demonstrate that our technique is able to generate tests for all possible bypass configurations of the Intel XScale processor.

REFERENCES

• 1: David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
• 2: Edward McLellan, The Alpha AXP Architecture and 21064 Processor, IEEE Micro, v.13 n.3, p.36-47, May 1993 [doi>10.1109/40.216747]
• 3: A. Halambi and P. Grun and V. Ganesh and A. Khare and N. Nutt and A. Nicolau. EXPRESSION: A language for architecture exploration through compiler/simulator retarget-ability. In Proceedings of Software and Compilers for Embedded Systems (SCOPES), 2001.
• 4: Prabhat Mishra , Nikil D. Dutt, Functional Verification of Programmable Embedded Architectures: A Top-Down Approach, Springer-Verlag New York, Inc., Secaucus, NJ, 2005
• 5: http://www.intel.com/design/intelxscale/273436.htm, Intel XScale Microarchitecture Programmers Reference, 2001.
• 6: Intel XScale Microarchitecture for the PXA255 Processor User's manual, pages 88--95, 2003.
• 7: Aharon Aharon , Dave Goodman , Moshe Levinger , Yossi Lichtenstein , Yossi Malka , Charlotte Metzger , Moshe Molcho , Gil Shurek, Test program generation for functional verification of PowerPC processors in IBM, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.279-285, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217542]
• 8: Shai Fine , Avi Ziv, Coverage directed test generation for functional verification using bayesian networks, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775907]
• 9: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 10: K. Fan, N. Clark, M. Chu, K. V. Manjunath, R. Ravindran, M. Smelyanskiy, and S. Mahlke. Systematic Register Bypass Customization for Application-Specific Processors. In Proc. of ASSAP, 2003.
• 11: Jian Shen , Jacob A. Abraham, An RTL Abstraction Technique for Processor MicroarchitectureValidation and Test Generation, Journal of Electronic Testing: Theory and Applications, v.16 n.1-2, p.67-81, Feb/April 2000 [doi>10.1023/A:1008388623771]
• 12: Hiroaki Iwashita , Satoshi Kowatari , Tsuneo Nakata , Fumiyasu Hirose, Automatic test program generation for pipelined processors, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.580-583, November 06-10, 1994, San Jose, California, United States
• 13: Shmuel Ur , Yaov Yadin, Micro architecture coverage directed generation of test programs, Proceedings of the 36th ACM/IEEE conference on Design automation, p.175-180, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309909]
• 14: Aviral Shrivastava , Nikil Dutt , Alex Nicolau , Eugene Earlie, PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.1264-1269, March 07-11, 2005 [doi>10.1109/DATE.2005.236]
• 15: Sanghyun Park , Eugene Earlie , Aviral Shrivastava , Alex Nicolau , Nikil Dutt , Yunheung Paek, Automatic generation of operation tables for fast exploration of bypasses in embedded processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 16: Aviral Shrivastava , Eugene Earlie , Nikil Dutt , Alex Nicolau, Operation tables for scheduling in the presence of incomplete bypassing, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016768]
• 17: Prabhat Mishra , Aviral Shrivastava , Nikil Dutt, Architecture description language (ADL)-driven software toolkit generation for architectural exploration of programmable SOCs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA