Interactive presentation: Single-ended coding techniques for off-chip interconnects to commodity memory

ABSTRACT

This paper introduces a class of single-ended coding schemes to reduce off-chip interconnect energy consumption. State-of-the-art codes for processor-memory off-chip interfaces require the transmitter and receiver (memory controller and memory) to collaborate using current and previously transmitted values to encode and decode data. Modern embedded systems, however, cannot afford to use such double-ended codes that require specialized memories to participate in the code. In contrast, a single-ended code enables the memory controller to encode data stored in memory and subsequently decode that data when it is retrieved, allowing the use of commodity memories. In this paper, single-ended codes are presented that assign limited-weight codewords using trace-based mapping techniques. Simulation results show that such codes can reduce the energy consumption of an uncoded off-chip interconnect by up to 42.5%.

REFERENCES

• 1: Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
• 2: Code Transformations for Low Power Caching in Embedded Multimedia Processors, Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium, p.292, March 30-April 03, 1998
• 3: C. Kulkarni , C. Ghez , M. Miranda , F. Catthoor , H. de Man, Cache conscious data layout organization for embedded multimedia applications, Proceedings of the conference on Design, automation and test in Europe, p.686-693, March 2001, Munich, Germany
• 4: Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.682-704, July 2000 [doi>10.1145/348019.348570]
• 5: and M. J. Irwin, DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.159, January 20-24, 2001
• 6: Xiaobo Fan , Carla Ellis , Alvin Lebeck, Memory controller policies for DRAM power management, Proceedings of the 2001 international symposium on Low power electronics and design, p.129-134, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383118]
• 7: S. Y. Liao , S. Devadas , K. Keutzer, Code density optimization for embedded DSP processors using data compression techniques, Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95), p.272, March 27-29, 1995
• 8: Andrew Wolfe , Alex Chanin, Executing compressed programs on an embedded RISC architecture, Proceedings of the 25th annual international symposium on Microarchitecture, p.81-91, December 01-04, 1992, Portland, Oregon, United States
• 9: Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Selective instruction compression for memory energy reduction in embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.206-211, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313927]
• 10: Haris Lekatsas , Jörg Henkel , Wayne Wolf, Code compression for low power embedded system design, Proceedings of the 37th conference on Design automation, p.294-299, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337423]
• 11: L. Benini , D. Bruni , A. Macii , E. Macii, Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors, Proceedings of the conference on Design, automation and test in Europe, p.449, March 04-08, 2002
• 12: K. Basu , A. Choudhary , J. Pisharath , M. Kandemir, Power protocol: reducing power dissipation on off-chip data buses, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
• 13: Victor Wen , Mark Whitney , Yatish Patel , John D. Kubiatowicz, Exploiting Prediction to Reduce Power on Buses, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.2, February 14-18, 2004 [doi>10.1109/HPCA.2004.10025]
• 14: Jun Yang , Rajiv Gupta, Frequent value locality and its applications, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.79-105, November 2002 [doi>10.1145/581888.581894]
• 15: Jun Yang , Rajiv Gupta , Chuanjun Zhang, Frequent value encoding for low power data buses, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.3, p.354-384, July 2004 [doi>10.1145/1013948.1013953]
• 16: Dinesh C. Suresh , Banit Agrawal , Jun Yang , Walid Najjar, A tunable bus encoder for off-chip data buses, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077680]
• 17: Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
• 18: L. Benini et al., "Architectures and synthesis algorithms for power-efficient bus interfaces," IEEE Trans. Computer-aided Design, vol. 19, no. 9, 2000.
• 19: Harmander S. Deogun , Rajeev R. Rao , Dennis Sylvester , David Blaauw, Leakage-and crosstalk-aware bus encoding for total power reduction, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996776]
• 20: Enric Musoll , Tomás Lang , Jordi Cortadella, Exploiting the locality of memory references to reduce the address bus energy, Proceedings of the 1997 international symposium on Low power electronics and design, p.202-207, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263334]
• 21: Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, A coding framework for low-power address and data busses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.2, p.212-221, June 1999 [doi>10.1109/92.766748]
• 22: P. Sotiriadis and A. Chandrakasan, "Low power bus coding techniques considering inter-wire capacitances," in Proc. Custom Integrated Circuits Conference, 2000.
• 23: P. Sotiriadis, V. Tarokh, and A. P. Chandrakasan, "Energy reduction in VLSI computation modules: An information-theoretic approach," IEEE Trans. Information Theory, vol. 49, no. 4, 2003.
• 24: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 25: Mircea R. Stan , Wayne P. Burleson, Low-power encodings for global communication in CMOS VLSI, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.444-455, Dec. 1997 [doi>10.1109/92.645071]
• 26: M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, p.3-14, December 02-02, 2001 [doi>10.1109/WWC.2001.15]
• 27: Minh Q. Do , Mindaugas Drazdziulis , Per Larsson-Edefors , Lars Bengtsson, Parameterizable Architecture-Level SRAM Power Model Using Circuit-Simulation Backend for Leakage Calibration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.557-563, March 27-29, 2006 [doi>10.1109/ISQED.2006.97]
• 28: William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
• 29: Samsung, "256/288 Mbit RDRAM K4R571669D/K4R881869D data sheet, version 1.4," July 2002.
• 30: Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002 [doi>10.1109/2.982917]
• 31: L. T. Clark et al., "An embedded 32-b microprocessor core for low-power and high-performance applications," IEEE Journal of Solid-state Circuits, vol. 36, no. 11, 2001.
• 32: Scott Rixner, Memory Controller Optimizations for Web Servers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.355-366, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.22]