Performance analysis of multimedia applications using correlated streams

ABSTRACT

In modern embedded systems, data streams are often partitioned into separate sub-streams which are processed on parallel hardware components. To analyze the performance of these systems with high accuracy, correlations between event streams must be taken into account. No methods are known so far that are able to model such a scenario with the desired accuracy. In this paper, we present a new approach to analyze correlations and we embed this analysis method into a well-established modular performance analysis framework. The presented approach enables system-level performance analysis of complete systems by taking into account stream correlations and blocking-read semantics. Experimental results on a hardware-software prototyping system are provided that show the accuracy of the analysis in a practical application.

REFERENCES

• 1: G. Kahn, "The semantics of a simple language for parallel programming," in Proc. of the IFIP Congress 74, North-Holland Publishing Co., 1974.
• 2: "The Cadence Virtual Component Co-design (VCC)." http://www.cadence.com/products/vcc.html.
• 3: Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
• 4: E. Lee and A. Sangiovanni-Vincentelli, "A Framework for Comparing Models of Computation," IEEE Transactions on CAD of Integrated Circuits and Systems, vol. 17, no. 12, pp. 1217--1229, 1998.
• 5: K. Lahiri, A. Raghunathan, and S. Dey, "System level performance analysis for designing on-chip communication architectures," IEEE Transactions on Computer Aided-Design of Integrated Circuits and Systems, vol. 20, no. 6, pp. 768--783, 2001.
• 6: Simon Künzli , Francesco Poletti , Luca Benini , Lothar Thiele, Combining simulation and formal methods for system-level performance analysis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 7: "The Open SystemC Initiative (OSCI)." http://www.systemc.org.
• 8: L. Thiele, S. Chakraborty, and M. Naedele, "Real-time calculus for scheduling hard real-time systems," in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp. 101--104, 2000.
• 9: K. Richter , R. Ernst, Event Model Interfaces for Heterogeneous System Analysis, Proceedings of the conference on Design, automation and test in Europe, p.506, March 04-08, 2002
• 10: Paul Pop , Petru Eles , Zebo Peng , Viacheslav Izosimov , Magnus Hellring , Olof Bridal, Design Optimization of Multi-Cluster Embedded Systems for Real-Time Applications, Proceedings of the conference on Design, automation and test in Europe, p.21028, February 16-20, 2004
• 11: Tobias Amnell , Elena Fersman , Leonid Mokrushin , Paul Pettersson , Wang Yi, TIMES - A Tool for Modelling and Implementation of Embedded Systems, Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, p.460-464, April 08-12, 2002
• 12: Samarjit Chakraborty , Simon Kunzli , Lothar Thiele, A General Framework for Analysing System Properties in Platform-Based Embedded System Designs, Proceedings of the conference on Design, Automation and Test in Europe, p.10190, March 03-07, 2003
• 13: Marek Jersak , Rafik Henia , Rolf Ernst, Context-Aware Performance Analysis for Efficient Embedded System Design, Proceedings of the conference on Design, automation and test in Europe, p.21046, February 16-20, 2004
• 14: Ernesto Wandeler , Lothar Thiele, Characterizing Workload Correlations in Multi Processor Hard Real-Time Systems, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.46-55, March 07-10, 2005 [doi>10.1109/RTAS.2005.13]
• 15: Jean-Yves Le Boudec , Patrick Thiran, Network calculus: a theory of deterministic queuing systems for the internet, Springer-Verlag New York, Inc., New York, NY, 2001
• 16: Alexander Maxiaguine , Simon Künzli , Lothar Thiele, Workload Characterization Model for Tasks with Variable Execution Demand, Proceedings of the conference on Design, automation and test in Europe, p.21040, February 16-20, 2004
• 17: R. Cruz, "A calculus for network delay," IEEE Trans. Information Theory, vol. 37, no. 1, pp. 114--141, 1991.
• 18: Insik Shin , Insup Lee, Compositional Real-Time Scheduling Framework, Proceedings of the 25th IEEE International Real-Time Systems Symposium (RTSS'04), p.57-67, December 05-08, 2004 [doi>10.1109/REAL.2004.15]
• 19: T. Stefanov, "Converting weakly dynamic programs to equivalent process network specifications," Sept. 2004. Ph.D. dissertation book, Leiden University, Leiden, The Netherlands, September 2004, ISBN: 90-9018629-8.
• 20: Hristo Nikolov , Todor Stefanov , Ed Deprettere, Multi-processor system design with ESPAM, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176306]