Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptions

ABSTRACT

As an industrial practice, the functional coverage models are developed based on a high-level specification of the Design Under Verification (DUV). However, in the course of implementation a designer makes specific choices which may not be reflected well in a functional coverage model developed entirely from a high-level specification. We present a method to automatically generate implementation-aware coverage models based on the static analysis of a HDL description of the DUV. Experimental results show that the functional coverage models generated using our technique correlate well with the detection of randomly injected errors into a design.

REFERENCES

• 1: ASPIDA. http://www.ics.forth.gr/carv/aspida.
• 2: Open vera. http://www.open-vera.com.
• 3: Dennis Abts , Mike Roberts, Verifying large-scale multiprocessors using an abstract verification environment, Proceedings of the 36th ACM/IEEE conference on Design automation, p.163-168, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309907]
• 4: Boris Beizer, Software testing techniques (2nd ed.), Van Nostrand Reinhold Co., New York, NY, 1990
• 5: Mike Benjamin , Daniel Geist , Alan Hartman , Gerard Mas , Ralph Smeets , Yaron Wolfsthal, A study in coverage-driven test generation, Proceedings of the 36th ACM/IEEE conference on Design automation, p.970-975, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310108]
• 6: Daniel Geist , Monica Farkas , Avner Landver , Yossi Lichtenstein , Shmuel Ur , Yaron Wolfsthal, Coverage-Directed Test Generation Using Symbolic Techniques, Proceedings of the First International Conference on Formal Methods in Computer-Aided Design, p.143-158, November 06-08, 1996
• 7: Françoise Casaubieilh , Anthony McIsaac , Mike Benjamin , Mike Bartley , François Pogodalla , Frédéric Rocheteau , Mohamed Belhadj , Jeremy Eggleton , Gérard Mas , Geoff Barrett , Christian Berthet, Functional verification methodology of Chameleon processor, Proceedings of the 33rd annual conference on Design automation, p.421-426, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240599]
• 8: Adrian Evans , Allan Silburt , Gary Vrckovnik , Thane Brown , Mario Dufresne , Geoffrey Hall , Tung Ho , Ying Liu, Functional verification of large ASICs, Proceedings of the 35th annual conference on Design automation, p.650-655, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277210]
• 9: Laurent Fournier , Yaron Arbetman , Moshe Levinger, Functional verification methodology for microprocessors using the Genesys test-program generator, Proceedings of the conference on Design, automation and test in Europe, p.92-es, January 1999, Munich, Germany [doi>10.1145/307418.307540]
• 10: E. Gaudette , M. Moussa , I. G. Harris, A method for the evaluation of behavioral fault models, Proceedings of the Eighth IEEE International Workshop on High-Level Design Validation and Test Workshop, p.169, November 12-14, 2003
• 11: Alon Gluska, Coverage-oriented verification of banias, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775906]
• 12: Raanan Grinwald , Eran Harel , Michael Orgad , Shmuel Ur , Avi Ziv, User defined coverage—a tool supported methodology for design verification, Proceedings of the 35th annual conference on Design automation, p.158-163, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277081]
• 13: Faisal Haque , Jonathan Michelson, Art of Verification with VERA, Verification Central, 2001
• 14: Ian G. Harris, Fault Models and Test Generation for Hardware-Software Covalidation, IEEE Design & Test, v.20 n.04, p.40-47, January 2003 [doi>10.1109/MDT.2003.1214351]
• 15: John L. Hennessy , David A. Patterson, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 02
• 16: Yatin Hoskote , Timothy Kam , Pei-Hsin Ho , Xudong Zhao, Coverage estimation for symbolic model checking, Proceedings of the 36th ACM/IEEE conference on Design automation, p.300-305, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309936]
• 17: Michael Katrowitz , Lisa M. Noack, I'm done simulating; now what? Verification coverage analysis and correctness checking of the DEC chip 21164 Alpha microprocessor, Proceedings of the 33rd annual conference on Design automation, p.325-330, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240580]
• 18: S. Katz, O. Grumberg, and D. Geist. "have i written enough properties?" - a method of comparison between specification and implementation. IBM Haifa Research Lab, Haifa Israel, 1997.
• 19: Young-Su Kwon , Young-Il Kim , Chong-Min Kyung, Systematic functional coverage metric synthesis from hierarchical temporal event relation graph, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996580]
• 20: Kenneth L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, Norwell, MA, 1993
• 21: James Monaco , David Holloway , Rajesh Raina, Functional verification methodology for the PowerPC 604 microprocessor, Proceedings of the 33rd annual conference on Design automation, p.319-324, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240579]
• 22: J. Ruf , D. Hoffmann , T. Kropf , W. Rosenstiel, Simulation-guided property checking based on a multi-valued AR-automata, Proceedings of the conference on Design, automation and test in Europe, p.742-748, March 2001, Munich, Germany
• 23: Jian Shen , Jacob Abraham , Dave Baker , Tony Hurson , Martin Kinkade , Gregorio Gervasio , Chen-chau Chu , Guanghui Hu, Functional verification of the equator MAP1000 microprocessor, Proceedings of the 36th ACM/IEEE conference on Design automation, p.169-174, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309908]
• 24: Kanna Shimizu , David L. Dill, Deriving a simulation input generator and a coverage metric from a formal specification, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514118]
• 25: Avi Ziv, Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions, Proceedings of the conference on Design, Automation and Test in Europe, p.10834, March 03-07, 2003