Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs

ABSTRACT

A regular structure and capability to implement arbitrary logic functions in a two-level logic form have placed crossbar-based Programmable Logic Arrays (PLAs) as promising implementation architectures in the emerging nanoelectronics environment. Yet reliability constitutes an important concern in the nanoelectronics environment, necessitating a thorough investigation and its effective augmentation for crossbar-based PLAs. We investigate in this paper fault masking for crossbar-based nanoelectronics PLAs. Missing nanoelectronics devices at the crosspoints have been observed as a major source of faults in nanoelectronics crossbars. Based on this observation, we present a class of fault masking approaches exploiting logic tautology in two-level PLAs. The proposed approaches enhance the reliability of nanoelectronics PLAs significantly at low hardware cost.

REFERENCES

• 1: M. A. Kastner, "The Single-Electron Transistor", Review of Modern Physics, vol. 64, pp. 849--858, 1992.
• 2: P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun and G. I. Haddad, "Digital Circuit Applications of Resonant Tunneling Devices", Proceedings of the IEEE, vol. 86, n. 4, pp. 664--686, April 1998.
• 3: P. Avouris, J. Appenzeller, R. Martel and S. Wind, "Carbon Nanotube Electronics", Proceedings of the IEEE, vol. 91, n. 11, pp. 1772--1784, 2003.
• 4: C. S. Lent, P. D. Tougaw, W. Porod and G. H. Bernstein, "Quantum Cellular Automata", Nanotechnology, vol. 4, pp. 49--57, 1993.
• 5: Y. G. Krieger, "Molecular Electronics: Current State and Future Trends", J. Structural Chem, vol. 34, pp. 896--904, 1993.
• 6: ITRS, International Technology Roadmap for Semiconductors Emerging Research Devices, 2005.
• 7: J. R. Heath, P. J. Kuekes, G. S. Snider and S. Williams, "A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology", Science, vol. 280, pp. 1716--1721, June 1998.
• 8: Y. Huang, X. Duan, Y. Cui, L. J. Jauhon, K. Kim and C. M. Lieber, "Logic Gates and Computation from Assembled Nanowire Building Blocks", Science, vol. 294, pp. 1313--1317, November 2001.
• 9: Y. Chen, G. Y. Jung, D. A. A. Ohlberg, X. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart and R. S. Williams, "Nanoscale Molecular-switch Crossbar Circuits", Nanotechnology, vol. 14, pp. 462--468, 2003.
• 10: H. Naeimi and A. DeHon, "A Greedy Algorithm for Tolerating Defective Crosspoints in NanoPLA Design", in ICFPT, pp. 49--56, 2004.
• 11: P. J. Kuekes, D. R. Stewart and R. S. Williams, "The Crossbar Latch: Logic Value Storage, Restoration, and Inversion in Crossbar Circuits", Journal of Applied Physics, vol. 97, n. 3, pp. 034301, July 2005.
• 12: G. Snider, P. J. Kuekes and R. S. Williams, "CMOS-like Logic in Defective, Nanoscale Crossbars", Nanotechnology, vol. 15, pp. 881--891, Aug 2004.
• 13: Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968299]
• 14: A. DeHon, "Array-Based Architecture for FET-Based, Nanoscale Electronics", IEEE Transactions on Nanotechnology, vol. 2, n. 1, pp. 23--32, 2003.
• 15: D. B. Strukov and K. K. Likharev, "CMOL FPGA: A Reconfigurable Architecture for Hybrid Digital Circuits with Two-terminal Nanodevices", Nanotechnology, vol. 16, pp. 888--900, Apr 2005.
• 16: K. Nikolic, A. Sadek and M. Forshaw, "Architectures for Reliable Computing with Unreliable Nanodevices", in IEEE-NANO, pp. 254--259, 2001.
• 17: Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Proceedings of the seventh Asia-Pacific conference on Computer systems architecture, p.141-150, January 01, 2002, Melbourne, Victoria, Australia
• 18: M. Forshaw, R. Stadler, D. Crawley and K. Nikolic, "A Short Review of Nanoelectronic Architectures", in Nanotechnology, volume 15, pp. 220--223, 2004.
• 19: M. Abramovici, M. A. Breuer and A. D. Friedman, Digital Systems Testing and Testable Design, IEEE Press, 1990.
• 20: G. Snider and W. Robinett, "Crossbar Demultiplexers for Nanoelectronics Based on n-Hot Codes", IEEE Transactions on Nanotechnology, vol. 4, pp. 249--254, 2005.
• 21: John Emmert , Charles Stroud , Brandon Skaggs , Miron Abramovici, Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.165, April 17-19, 2000
• 22: P. K. Lala and D. L. Tao, "On Fault-tolerant PLA Design", in IEEE Southeastcon, pp. 945--947, 1990.
• 23: J. Khakbaz and E. J. McCluskey, "Concurrent Error Detection and Testing for Large PLA's", IEEE Journal of Solid-State Circuits, vol. 17, n. 2, pp. 386--394, April 1982.
• 24: W. K. Fuchs, C. R. Chen and J. A. Abraham, "Concurrent Error Detection in Highly Structured Logic Arrays", IEEE J. Solid-State Circuits, vol. 22, pp. 583--594, August 1987.
• 25: Pradip Bose , Jacob A. Abraham, Test generation for programmable logic arrays, Proceedings of the 19th conference on Design automation, p.574-580, January 1982