Test quality analysis and improvement for an embedded asynchronous FIFO

ABSTRACT

Embedded First-In First-Out (FIFO) memories are increasingly used in many IC designs. We have created a new full-custom embedded FIFO module with asynchronous read and write clocks, which is at least a factor two smaller and also faster than SRAM-based and standard-cell-based counterparts. The detection qualities of the FIFO test for both hard and weak resistive shorts and opens have been analyzed by an IFA-like method based on analog simulation. The defect coverage of the initial FIFO test for shorts in the bit-cell matrix has been improved by inclusion of an additional data background and low-voltage testing; for low-resistant shorts, 100% defect coverage is obtained. The defect coverage for opens has been improved by a new test procedure which includes waiting periods.

REFERENCES

• 1: Jens Muttersbach , Thomas Villiger , Wolfgang Fichtner, Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems, p.52, April 02-06, 2000
• 2: Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005 [doi>10.1109/MDT.2005.99]
• 3: I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989 [doi>10.1145/63526.63532]
• 4: Paul Wielage , Erik Jan Marinissen , Michel Altheimer , Clemens Wouters, Design and DfT of a high-speed area-efficient embedded asynchronous FIFO, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 5: Mohamed Azimane , Ananta K. Majhi, New Test Methodology for Resistive Open Defect Detection in Memory Address Decoders, Proceedings of the 22nd IEEE VLSI Test Symposium, p.123, April 25-29, 2004
• 6: Mohamed Azimane , Ananta Majhi , Guido Gronthoud , Maurice Loousberg, A New Algorithm for Dynamic Faults Detection in RAMs, Proceedings of the 23rd IEEE VLSI Test Symposium (VTS'05), p.177-182, May 01-05, 2005 [doi>10.1109/VTS.2005.9]
• 7: Ananta K. Majhi , Mohamed Azimane , Guido Gronthoud , Maurice Lousberg , Stefan Eichenberger , Fred Bowen, Memory Testing Under Different Stress Conditions: An Industrial Evaluation, Proceedings of the conference on Design, Automation and Test in Europe, p.438-443, March 07-11, 2005 [doi>10.1109/DATE.2005.206]
• 8: J. P. Shen, W. Maly, and F. J. Ferguson. Inductive Fault Analysis of MOS Integrated Circuits. IEEE Design & Test of Computers, 2(6):13--26, December 1985.
• 9: Jose Pineda de Gyvez. IC Defect Sensitivity for Footprint-Type Spot Defects. IEEE Transactions on Computer-Aided Design, 11(5):638--658, May 1992.
• 10: R. Rodríguez-Montañés , Joan Figueras , Eric Bruls, Bridging Defects Resistance Measurements in a CMOS Process, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.892-899, September 20-24, 1992
• 11: Rosa Rodríguez Montañés , Paul Volf , José Pineda de Gyvez, Resistance Characterization for Weak Open Defects, IEEE Design & Test, v.19 n.5, p.18-26, September 2002 [doi>10.1109/MDT.2002.1033788]