| Hardware scheduling support in SMP architectures |
| Full text |
Pdf
(348 KB)
|
| Source
|
Design, Automation, and Test in Europe
archive
Proceedings of the conference on Design, automation and test in Europe
table of contents
Nice, France
SESSION: Hardware implementation of MPSoCs and NoCs architectures
table of contents
Pages: 642 - 647
Year of Publication: 2007
ISBN:978-3-9810801-2-4
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
EDA Consortium
San Jose, CA, USA
|
| Bibliometrics |
Downloads (6 Weeks): 10, Downloads (12 Months): 70, Citation Count: 0
|
|
|
ABSTRACT
In this paper we propose a hardware real time operating system (HW-RTOS) that implements the OS layer in a dual-processor SMP architecture. Intertask communication is specified by means of dedicated APIs and the HW-RTOS takes care of the communication requirements of the application and also implements the task scheduling algorithm. The HW-RTOS allows to have smaller footprints, since it avoids the need to link to the final executables traditional software RTOS libraries. Moreover, the HW-RTOS is able to exploit the easy task migration feature provided by an SMP architecture much more efficiently than a traditional software RTOS, due to its faster execution and we show how this significantly overcomes the performance achievable with optimal static task partitioning among two processors. Preliminary results show that the hardware overhead in a dual processor architecture is less than 20K gates.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
 |
2
|
|
| |
3
|
B.-C. C. Lai and I. Verbauwhede. A light-weight cooperative multi-threading with hardware supported thread-management on an embedded multi-processor system. In Proc. of Asilomar Conference on Signals, Systems, and Computers, 2005.
|
| |
4
|
|
 |
5
|
|
| |
6
|
|
| |
7
|
A. C. Nacul, M. Lajolo, and T. Givargis. Interface-centric abstraction level for rapid hardware/software integration. In Forum on Specification and Design Languages, 2005.
|
| |
8
|
T. Nakano , A. Utama , M. Itabashi , A. Shiomi , M. Imai, Hardware implementation of a real-time operating system, Proceedings of the The 12th TRON Project International Symposium, 1995, p.34, November 28-December 02, 1995
|
| |
9
|
Pierre G. Paulin , Chuck Pilkington , Essaid Bensoudane , Michel Langevin , Damien Lyonnard, Application of a Multi-Processor SoC Platform to High-Speed Packet Forwarding, Proceedings of the conference on Design, automation and test in Europe, p.30058, February 16-20, 2004
|
 |
10
|
|
 |
11
|
Patrick Schaumont , Bo-Cheng Charles Lai , Wei Qin , Ingrid Verbauwhede, Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA
[doi> 10.1145/1065579.1065591]
|
| |
12
|
Sierra:. http://www.realfast.se/RFIPP/products/sierra/sierra.shtml.
|
| |
13
|
M. Walder, Herbert Platzner. Reconfigurable hardware operating systems: From design concepts to realizations. In Proc. of the International Conference on Engineering of Reconfigurable Systems and Algorithms, pages 284--287, 2003.
|
 |
14
|
|
|