Interactive presentation: Improving the fault tolerance of nanometric PLA designs

ABSTRACT

Several alternative building blocks have been proposed to replace planar transistors, among which a prominent spot belongs to nanometric filaments such as Silicon Nano Wires (SiNWs) and Carbon Nano Tubes (CNTs). However, chips leveraging these nanoscale structures are expected to be affected by a large amount of manufacturing faults, way beyond what chip architects have learned to counter. In this paper, we show a design flow, based on software mapping algorithms, to improve the yield of nanometric Programmable Logic Arrays (PLAs). While further improvements to the manufacturing technology will be needed to make these devices fully usable, our flow can significantly shrink the gap between current and desired yield levels. Also, our approach does not need post-fabrication functional analysis and mapping, therefore dramatically cutting on verification costs. We check PLA yields by means of an accurate analyzer after Monte Carlo fault injection. We show that, compared to a baseline policy of wire replication, we achieve equal or better yields (8% over a set of designs) depending on the underlying defect assumptions.

REFERENCES

• 1: International technology roadmap for semiconductors (ITRS) 2001. Technical report, International Technology Roadmap for Semiconductors, 2001.
• 2: Christopher L. Brown, Ulrich Jonas, Jon A. Preece, Helmut Ringsdorf, Markus Seitz, and J. Fraser Stoddart. Introduction of {2}catenanes into langmuir films and langmuir-blodgett multilayers. a possible strategy for molecular information storage. American Chemical Society, 16(4):1924--1930, 1999.
• 3: G. F. Cerofolini , G. Arena , M. Camalleri , C. Galati , S. Reina , L. Renna , D. Mascolo , V. Nosik, Strategies for nanoelectronics, Microelectronic Engineering, v.81 n.2-4, p.405-419, August 2005 [doi>10.1016/j.mee.2005.03.041]
• 4: Yong Chen, Gun-Young Jung, Douglas A. A. Ohlberg, Xuema Li, Duncan R. Stewart, Jan O. Jeppesen, Kent A. Nielsen, J. Fraser Stoddart, and R. Stanley Williams. Nanoscale molecular-switch crossbar circuits. Nanotechnology, 14:462--468, 2003.
• 5: S. Y. Chou, P. R. Krauss, W. Zhang, L. Guo, and L. Zhang. Sub-10 nm imprint lithography and applications. Journal of Vacuum Science and Technology B, 15(6):2897--2904, 1997.
• 6: Yi Cui and Charles M. Lieber. Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science, 291:851--853, 2001.
• 7: George B. Dantzig, Alex Orden, and Philip Wolfe. The generalized simplex method for minimizing a linear form under linear inequality restraints. Journal of Mathematics, 5(2):183--195, 1955.
• 8: A. DeHon. Array-based architecture for FET-Based, nanoscale electronics. IEEE Transactions on Nanotechnology, 2(1):23--32, 2003.
• 9: André DeHon, Design of programmable interconnect for sublithographic programmable logic arrays, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046210]
• 10: A. DeHon, Patrick Lincoln, and John E. Savage. Stochastic assembly of sublithographic nanoscale interfaces. IEEE Transactions on Nanotechnology, 2(3):165--174, 2003.
• 11: Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005 [doi>10.1109/MDT.2005.94]
• 12: Andre DeHon , Michael J. Wilson, Nanowire-based sublithographic programmable logic arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968299]
• 13: http://www.gnu.org/software/glpk/.
• 14: B. Gojman, E. Rachlin, and J. E. Savage. Decoding of stochastically assembled nanoarrays. In Proceedings of the IEEE Computer society Annual Symposium on VLSI, pages 11--18, 2004.
• 15: Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden
• 16: Mark S. Gudiksen, Lincoln J. Lauhon, Jianfang Wang, David C. Smith, and Charles M. Lieber. Growth of nanowire superlattice structures for nanoscale photonics and electronics. Nature, 415:617--620, 2002.
• 17: M. S. Gudiksen, J. Wang, and C. M. Lieber. Synthetic control of the diameter and length of single crystal semiconductor nanowires. Journal of Physical Chemistry B, 105:4062--4064, 2001.
• 18: Jie Han , Jianbo Gao , Yan Qi , Pieter Jonker , Jose A. B. Fortes, Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics, IEEE Design & Test, v.22 n.4, p.328-339, July 2005 [doi>10.1109/MDT.2005.97]
• 19: James R. Heath, Philip J. Kuekes, Gregory S. Snider, and R. Stanley Williams. A defect tolerant computer architecture: Opportunities for nanotechnology. Science, 280:1716--1721, 1998.
• 20: Jing Huang , Mehdi B. Tahoori , Fabrizio Lombardi, On the Defect Tolerance of Nano-Scale Two-Dimensional Crossbars, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium on (DFT'04), p.96-104, October 10-13, 2004
• 21: Yu Huang, Xiangfeng Duan, Yi Cui, Lincoln J. Lauhon, Kyoung-Ha Kim, and Charles M. Lieber. Logic gates and computation from assembled nanowire building blocks. Science, 294:1313--1317, 2001.
• 22: Parag K. Lala, Fault tolerant and fault testable hardware design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1985
• 23: Parag K. Lala, Self-checking and fault-tolerant digital design, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2000
• 24: Lincoln J. Lauhon, Mark S. Gudiksen, Deli Wang, and Charles M. Lieber. Epitaxial coreshell and coremultishell nanowire heterostructures. Nature, 420:57--61, 2002.
• 25: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 26: M. Mishra and S. C. Goldstein. Defect tolerance at the end of the roadmap. In Proceedings of the International Test Conference, pages 1201--1210, 2003.
• 27: H. Naeimi and A. DeHon. A greedy algorithm for tolerating defective crosspoints in nanoPLA design. In Proceedings of the IEEE International Conference on Field-Programmable Technology, pages 49--56, 2004.
• 28: K. Nikolic, A. Sadek, and M. Forshaw. Architectures for reliable computing with unreliable nanodevices. In Proceedings of the 1st IEEE Conference on Nanotechnology (IEEE-NANO), pages 254--259, 2001.
• 29: Alexandre Schmid , Yusuf Leblebici, Robust circuit and system design methodologies for nanometer-scale devices and single-electron transistors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.11, p.1156-1166, November 2004 [doi>10.1109/TVLSI.2004.836292]
• 30: Greg Snider, Philip Kuekes, and R. Stanley Williams. CMOS-like logic in defective, nanoscale crossbars. Nanotechnology, 15:881--891, 2004.
• 31: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Lifetime Reliability: Toward an Architectural Solution, IEEE Micro, v.25 n.3, p.70-80, May 2005 [doi>10.1109/MM.2005.54]
• 32: Teng Wang, Mahmoud Bennaser, Yao Guo, and Csaba Andras Moritz. Combining circuit level and system level techniques for defect-tolerant nanoscale architectures. In Proceedings of the 2nd IEEE International Workshop on Defect and Fault Tolerant Nanoscale Architectures (NanoArch), 2006.
• 33: Teng Wang, Mahmoud Bennaser, Yao Guo, and Csaba Andras Moritz. Self-healing wire-streaming processors on 2-D semiconductor nanowire fabrics. In Proceedings of the NSTI (Nano Science and Technology Institute) Nanotechnology Conference 2006, pages 312--315, 2006.
• 34: Dongmok Whang, Song Jin, Yue Wu, and Charles M. Lieber. Large-scale hierarchical organization of nanowire arrays for integrated nanosystems. Nano Letters, 3(9):1255--1259, 2003.
• 35: Saeyang Yang. Logic synthesis and optimization benchmarks user guide version 3.0. Technical report, Microelectronics Center of North Carolina, 2001.
• 36: Shanrui Zhang , Minsu Choi , Nohpill Park, Modeling Yield of Carbon-Nanotube/Silicon-Nanowire FET-Based Nanoarray Architecture with h-hot Addressing Scheme, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium on (DFT'04), p.356-364, October 10-13, 2004