Flexibility-oriented design methodology for reconfigurable ΔΣ modulators

ABSTRACT

This paper presents a systematic methodology for producing reconfigurable ΔΣ modulator topologies with optimized flexibility in meeting variable performance specifications. To increase their flexibility, topologies are optimized for performance attributes pertaining to ranges of values rather than being single values. Topologies are implemented on switched-capacitor reconfigurable mixed-signal architectures. As the number of configurable blocks is very small, it is extremely important that the topologies use as few blocks as possible. A case study illustrates the methodology for specifications from telecommunications area.

REFERENCES

• 1: R. Fletcher, "www-neos.mcs.anl.gov/neos / solver / MINCO:MINLP - AMPL".
• 2: K. Francken, G. Gielen, "A High-Level Simulation and Synthesis Environment for ΔΣ Modulator", IEEE Trans. CADICS, Vol. 22, No. 8, pp. 1049--1061, 2003.
• 3: Sree Ganesan , Ranga Vemuri, Technology mapping and retargeting for field-programmable analog arrays, Proceedings of the conference on Design, automation and test in Europe, p.58-65, March 27-30, 2000, Paris, France [doi>10.1145/343647.343700]
• 4: K. Gulati, H.-S. Lee, "A Low-Power Reconfigurable Analog-to-Digital Converter", Journal Solid-State Circuits, Vol. 36, No. 12, pp. 1900--1911, Dec. 2001.
• 5: M. Mar, E. Blom, "An Architecture for a Configurable Mixed-Signal Device", Journal Solid-State Circuits, Vol. 38, No. 3, pp. 565--567, 2003.
• 6: P. Malcovati, et. al., "Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators", IEEE Trans. C. & S. - I, Vol. 50, No. 3, pp. 352--364, 2003.
• 7: F. Medeiro, A. Perez-Verdu, A. Rodriguez-Vazquez, "Top-Down Design of High-Performance Sigma-Delta Modulators", Kluwer, 1999.
• 8: M. Miller, C. Petrie, "A Multibit Sigma-Delta ADC for multimode Receivers", Journal Solid-State Circuits, Vol. 38, No. 3, pp. 475--482, March 2003.
• 9: S. Norsworthy, R. Schreier, G. Temes, "Delta-Sigma Data Converters. Theory, Design, and Simulation", IEEE Press, 1997.
• 10: R. Schreier, "The Delta-Sigma Toolbox 6.0", http://www.mathworks.com/matlabcentral/fileexchange, Dec. 2004.
• 11: H. Tang, A. Doboli, "High-Level Synthesis of Δ Σ Modulator Topologies Optimized for Complexity, Sensitivity and Power Consumption", IEEE Trans. CADICS, Vol. 25, No. 3, pp. 597--607, 2006.
• 12: R. Van Veldhoven, "A Triple-Mode Continuous-Time ΔΣ Modulator With Switched-Capacitor Feedback DAC for a GSM-EDGE/CDMA2000/UMTS Receiver", JSSC, Vol. 38, No. 12, pp. 2069--2076, Dec. 2003.
• 13: Haibo Wang , Sarma B. K. Vrudhula, Behavioral synthesis of field programmable analog array circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.563-604, October 2002 [doi>10.1145/605440.605445]
• 14: Ying Wei , Hua Tang , Alex Doboli, Systematic methodology for designing reconfigurable ΔΣ modulator topologies for multimode communication systems, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 15: "PSoC Mixed Signal Array", Document No. PSoC TRM 1.21, Cypress Semiconductor Corporation, 2005.
• 16: "DelSig8 v3.2, 8 Bit Delta Sigma ADC", Application Note, Cypress Semiconductor Corporation, Oct. 3 2005.