Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

This paper presents a BIST strategy for testing the NoC interconnect network, and investigates if the strategy is a suitable approach for the task. All switches and links in the NoC are tested with BIST, running at full clock-speed, and in a functional-like mode. The BIST is carried out as a go/no-go BIST operation at start up, or on command. It is shown that the proposed methodology can be applied for different implementations of deflecting switches, and that the test time is limited to a few thousand-clock cycles with fault coverage close to 100%.

REFERENCES

• 1: Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
• 2: Standard IEEE 1500. Standard Testability Method for Embedded Core-based Integrated Circuits. IEEE 2005.
• 3: A. M. Amory, E. Brião, É Cota, M. Lubaszewski, F. G. Moraes. A Scalable Test Strategy for Network-on-Chip Routers. Proc. of ITC 2005.
• 4: B. Vermeulen, J. Dielissen, and K. Goossens. Bringing Communication Networks on a Chip: Test and Verification Implications. IEEE Communications Magazine, vol. 41--9, 2003, pp. 74--81.
• 5: Yervant Zorian, Embedding infrastructure IP for SOC yield improvement, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514098]
• 6: Karim Arabi, Logic BIST and Scan Test Techniques for Multiple Identical Blocks, Proceedings of the 20th IEEE VLSI Test Symposium, p.60, April 28-May 02, 2002
• 7: Raimund Ubar , Jaan Raik, Testing strategies for networks on chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
• 8: Chouki Aktouf, A Complete Strategy for Testing an On-Chip Multiprocessor Architecture, IEEE Design & Test, v.19 n.1, p.18-28, January 2002 [doi>10.1109/54.980050]
• 9: Cesar A. Zeferino , Márcio E. Kreutz , Luigi Carro , Altamiro A. Susin, A Study on Communication Issues for Systems-on-Chip, Proceedings of the 15th symposium on Integrated circuits and systems design, p.121, September 09-14, 2002
• 10: Partha Pratim Pande , Cristian Grecu , Andre Ivanov , Resve Saleh , Giovanni De Micheli, Design, Synthesis, and Test of Networks on Chips, IEEE Design & Test, v.22 n.5, p.404-413, September 2005 [doi>10.1109/MDT.2005.108]
• 11: K. Petersén, J Öberg. Utilizing NoC Switches as BIST-structures in 2D-Mesh Network-on-Chip. Future Interconnects and Network on Chip Workshop, 2006.
• 12: Yervant Zorian, Testing the monster chip, IEEE Spectrum, v.36 n.7, p.54-60, July 1999 [doi>10.1109/6.774966]
• 13: Yervant Zorian, Embedded Memory Test and Repair: Infrastructure IP for SOC Yield, Proceedings of the 2002 IEEE International Test Conference, p.340, October 07-10, 2002
• 14: Cristian Grecu , Partha Pande , Baosheng Wang , Andre Ivanov , Res Saleh, Methodologies and Algorithms for Testing Switch-Based NoC Interconnects, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), p.238-246, October 03-05, 2005 [doi>10.1109/DFTVS.2005.45]
• 15: E. Cota , M. Kreutz , C. A. Zeferino , L. Carro , M. Lubaszewski , A. Susin, The Impact of NoC Reuse on the Testing of Core-based Systems, Proceedings of the 21st IEEE VLSI Test Symposium, p.128, April 27-May 01, 2003
• 16: C. Grecu, P. Pande, A. Ivanov, R. Saleh. BIST for Network-on-Chip Interconnect Infrastructures.