| Using the inter- and intra-switch regularity in NoC switch testing |
| Full text |
Pdf
(289 KB)
|
| Source
|
Design, Automation, and Test in Europe
archive
Proceedings of the conference on Design, automation and test in Europe
table of contents
Nice, France
SESSION: Testing NoCs
table of contents
Pages: 361 - 366
Year of Publication: 2007
ISBN:978-3-9810801-2-4
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
EDA Consortium
San Jose, CA, USA
|
| Bibliometrics |
Downloads (6 Weeks): 4, Downloads (12 Months): 42, Citation Count: 0
|
|
|
ABSTRACT
This paper proposes an efficient test methodology to test switches in a Network-on-Chip (NoC) architecture. A switch in an NoC consists of a number of ports and a router. Using the intra-switch regularity among ports of a switch and inter-switch regularity among routers of switches, the proposed method decreases the test application time and test data volume of NoC testing. Using a test source to generate test vectors and scan-based testing, this methodology broadcasts test vectors through the minimum spanning tree of the NoC and concurrently tests its switches. In addition, a possible fault is detected by comparing test results using the inter- or intra- switch comparisons. The logic and memory parts of a switch are tested by appropriate memory and logic testing methods. Experimental results show less test application time and test power consumption, as compared with other methods in the literature.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Partha Pratim Pande , Cristian Grecu , Andre Ivanov , Resve Saleh , Giovanni De Micheli, Design, Synthesis, and Test of Networks on Chips, IEEE Design & Test, v.22 n.5, p.404-413, September 2005
[doi> 10.1109/MDT.2005.108]
|
| |
2
|
T. Bjerregaard, J. Sparso, "Implementation of guaranteed services in the MANGO clockless network-on-chip," in IEE Proceedings of Computers and Digital Techniques, Vol. 153, No. 4, pp. 217--229, 2006.
|
| |
3
|
|
| |
4
|
D. Bertozzi and L. Benini, "Xpipes: a network-on-chip architecture for gigascale systems-on-chip," in IEEE Circuits and Systems Magazine, vol. 4, no. 2, pp. 18--31, 2004.
|
| |
5
|
|
| |
6
|
A. M. Amory, E. Briao, E. Cotal, M. Lubaszewski, and F. G. Moraes, "A scalable test strategy for network-on-chip routers," in International Test Conference (ITC'05), 2005.
|
| |
7
|
|
| |
8
|
|
| |
9
|
Mohammad Hosseinabady , Abbas Banaiyan , Mahdi Nazm Bojnordi , Zainalabedin Navabi, A concurrent testing method for NoC switches, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
|
| |
10
|
H. K. Lee, D. S. Ha, "On the generation of test patterns for combinational circuits," Tech. Rep. 12--93, Dept. of Electrical Eng., Virginia Polytechnic Institute and State University, 1993.
|
| |
11
|
S. Barbagallo , M. Lobetti Bodoni , D. Medina , G. de Blasio , M. Ferloni , F. Fummi , D. Sciuto, A Parametric Design of a Built-in Self-Test FIFO Embedded Memory, Proceedings of the 1996 Workshop on Defect and Fault-Tolerance in VLSI Systems, p.221, November 06-08, 1996
|
| |
12
|
|
| |
13
|
|
CITED BY
|
|
Radu Marculescu , Umit Y. Ogras , Li-Shiuan Peh , Natalie Enright Jerger , Yatin Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.1, p.3-21, January 2009
|
|