Optimized integration of test compression and sharing for SOC testing

ABSTRACT

The increasing test data volume needed to test core-based System-on-Chip contributes to long test application times (TAT) and huge automatic test equipment (ATE) memory requirements. TAT and ATE memory requirement can be reduced by test architecture design, test scheduling, sharing the same tests among several cores, and test data compression. We propose, in contrast to previous work that addresses one or few of the problems, an integrated framework with heuristics for sharing and compression and a Constraint Logic Programming technique for architecture design and test scheduling that minimizes the TAT without violating a given ATE memory constraint. The significance of our approach is demonstrated by experiments with ITC'02 benchmark designs.

REFERENCES

• 1: Seiji Kajihara , Kohei Miyase, On identifying don't care inputs of test patterns for combinational circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 2: A. Chandra and K. Chakrabarty, "A unified approach to reduce SOC test data volume, scan power and testing time," IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 22, Issue 3, pp. 352--363, 2003.
• 3: A. Jas, J. Ghosh-Dastidar, M. Ng, and N. Touba, "An Efficient Test Vector Compression Scheme Using Selective Huffman Coding," IEEE Transaction on Computer-Aided Design (TCAD), Vol. 22, pp. 797--806, 2003.
• 4: A. Chandra and K. Chakrabarty, "System-on-a-Chip Test-Data Compression and Decompression Architectures Based on Colomb Codes," IEEE Transaction on CAD of Integrated Circuits and Systems, Vol. 20, Issue 3, pp. 355--368, 2001.
• 5: T. Shinogi, Y. Yamada, T. Hayashi, T. Yoshikawa, and S. Tsuruoka, "Test Vector Overlapping for Test Cost Reduction in Parallel Testing of Cores with Multiple Scan Chains," Digest of Papers of Workshop on RTL and High Level Testing (WRTLT), pp. 117--122, 2004.
• 6: K-J. Lee, J-J. Chen, C-H. Huang, "Broadcasting Test Patterns to Multiple Circuits," IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 18, Issue. 12, pp. 1793--1802, 1999.
• 7: Gang Zeng , Hideo Ito, Concurrent core test for SOC using shared test set and scan chain disable, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 8: J. Jaffar , J.-L. Lassez, Constraint logic programming, Proceedings of the 14th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.111-119, January 21-23, 1987, Munich, West Germany [doi>10.1145/41625.41635]
• 9: Anders Larsson , Erik Larsson , Petru Eles , Zebo Peng, SOC Test Scheduling with Test Set Sharing and Broadcasting, Proceedings of the 14th Asian Test Symposium on Asian Test Symposium, p.162-169, December 18-21, 2005 [doi>10.1109/ATS.2005.100]
• 10: Subhasish Mitra , Steven S. Lumetta , Michael Mitzenmacher , Nishant Patil, X-Tolerant Test Response Compaction, IEEE Design & Test, v.22 n.6, p.566-574, November 2005 [doi>10.1109/MDT.2005.154]
• 11: E. Larsson and J. Persson, "An Architecture for Combined Test Data Compression and Abort-on-Fail Test," Asia and South Pacific Design Conference (ASP-DAC), Accepted for publication, 2007.
• 12: Frank Poehl , Jan Rzeha , Matthias Beck , Michael Goessel , Ralf Arnold , Peter Ossimitz, On-Chip Evaluation, Compensation, and Storage of Scan Diagnosis Data - A Test Time Efficient Scan Diagnosis Architecture, Proceedings of the Eleventh IEEE European Test Symposium (ETS'06), p.239-246, May 21-21, 2006 [doi>10.1109/ETS.2006.34]
• 13: Erik Jan Marinissen , Sandeep Kumar Goel , Maurice Lousberg, Wrapper Design for Embedded Core Test, Proceedings of the 2000 IEEE International Test Conference, p.911, October 03-05, 2000
• 14: Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test wrapper and test access mechanism co-optimization for system-on-chip, Proceedings of the IEEE International Test Conference 2001, p.1023-1032, October 30-November 01, 2001
• 15: Urban Ingelsson , Sandeep Kumar Goel , Erik Larsson , Erik Jan Marinissen, Test Scheduling for Modular SOCs in an Abort-on-Fail Environment, Proceedings of the 10th IEEE European Symposium on Test, p.8-13, May 22-25, 2005 [doi>10.1109/ETS.2005.38]
• 16: M. Tehranipoor, M. Nourani, and K. Chakrabarty, "Nine-Coded Compression Technique for Tesing Embedded Cores in SoCs," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 13, Issue 6, pp. 719--731, 2005.
• 17: CHIP, System Documentation, COSYTEC, 1996.
• 18: Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty, A Set of Benchmarks fo Modular Testing of SOCs, Proceedings of the 2002 IEEE International Test Conference, p.519, October 07-10, 2002
• 19: E. Larsson, A. Larsson, and Z. Peng, "Linköping University SOC Test Site," http://www.ida.liu.se/labs/eslab/soctest, 2006.